Tanaka Toshiro | Atsugi Electrical Communication Laboratory, NTT
スポンサーリンク
概要
Atsugi Electrical Communication Laboratory, NTT | 論文
- Punchthrough Probability of Josephson Logic Gates
- Josephson Single-Input Self-Gating and Circuits
- Josephon NOR Decoder Circuit for Josephson Memory Arrays