Yokota Haruo | Department of Computer Science, Graduate School of Information Engineering and Science, Tokyo Institute of Technology
スポンサーリンク
概要
- Haruo Yokotaの詳細を見る
- 同名の論文著者
- Department of Computer Science, Graduate School of Information Engineering and Science, Tokyo Institute of Technologyの論文著者
論文 | ランダム
- A New Hardware/Software Partitioning Algorithm for DSP Processor Cores with Two Types of Register Files(Special Section on VLSI Design and CAD Algorithms)
- Area and Delay Estimation in Hardware/Software Cosynthesis for Digital Signal Processor Cores(Special Section on VLSI Design and CAD Algorithms)
- An Area/Time Optimizing Algorithm in High-Level Synthesis of Control-Based Hardwares (Special Section on Discrete Mathematics and Its Applications)
- CAM Processor Synthesis Based on Behavioral Descriptions (Special Section on VLSI Design and CAD Algorithms)
- A Hardware / Software Cosynthesis System for Digital Signal Processor Cores with Two Types of Register Files (Special Section of Selected Papers from the 12th Workshop on Circuit and Systems in Karuizawa)