Pai Patrick | Integrated Circuits And Systems Laboratory Electrical Engineering Department University Of Californi

スポンサーリンク

概要

• Pai Patrick K. D.の詳細を見る
• 同名の論文著者
• Integrated Circuits And Systems Laboratory Electrical Engineering Department University Of Californiの論文著者

Integrated Circuits And Systems Laboratory Electrical Engineering Department University Of Californi | 論文

• A 40-mW 55 Mb/s CMOS Equalizer for Use in Magnetic Storage Read Channels (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))

もっと見る

スポンサーリンク