SAT-Based Test Generation for Open Faults Using Fault Excitation Caused by Effect of Adjacent Lines (Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
Institute of Electronics, Information and Communication Engineers | 論文
- Proposal of a Desk-Side Supercomputer with Reconfigurable Data-Paths Using Rapid Single-Flux-Quantum Circuits
- Interacting Self-Timed Pipelines and Elementary Coupling Control Modules
- A Lexicon-Driven Handwritten City-Name Recognition Scheme for Indian Postal Automation
- A Dual Transformation Approach to Current-Mode Filter Synthesis
- Acoustic Feature Transformation Combining Average and Maximum Classification Error Minimization Criteria