New Performance Indicators of Metal--Oxide--Semiconductor Field-Effect Transistors for High-Frequency Power-Conscious Design
スポンサーリンク
概要
- 論文の詳細を見る
With the progress of complementary metal--oxide--semiconductor (CMOS) process technology, it is possible to apply CMOS devices to millimeter-wave amplifier design. However, the power consumption of the system becomes higher in proportion to its target frequency. Moreover, CMOS devices are biased at a point where the device achieves the highest gain and consumes much power. In order to reduce the power consumption without any compromise, we introduce two types of indicator. One works towards achieving the highest gain with the lowest power consumption. The other works towards achieving the highest linearity with consideration of the power consumption. In this work, we have shown the effectiveness of those indicators by applying measured data of the fabricated metal--oxide--semiconductor field-effect transistors (MOSFETs) to cascade common-source amplifiers.
- 2012-02-25
著者
-
Fujishima Minoru
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
Katayama Kosuke
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
Katayama Kosuke
Graduate School of Advanced Sciences of Matter, Hiroshima University, Higashihiroshima, Hiroshima 739-8530, Japan
-
Fujishima Minoru
Graduate School of Advanced Sciences of Matter, Hiroshima University, Higashihiroshima, Hiroshima 739-8530, Japan
関連論文
- Device Modeling Techniques for High-Frequency Circuits Design Using Bond-Based Design at over 100GHz
- 140GHz CMOS amplifier with group delay variation of 10.2ps and 0.1dB bandwidth of 12GHz
- Large-Scale Emulation of Quantum Computing Based on Nonzero State Transitions
- Analysis of De-Embedding Error Cancellation in Cascade Circuit Design
- New Performance Indicators of Metal--Oxide--Semiconductor Field-Effect Transistors for High-Frequency Power-Conscious Design
- Bias-Voltage-Dependent Subcircuit Model for Millimeter-Wave CMOS Circuit
- A 120-GHz Transmitter and Receiver Chipset with 9-Gbps Data Rate Using 65-nm CMOS Technology
- 135GHz 98mW 10Gbps CMOS Amplitude Shift Keying Transmitter and Receiver Chipset
- A 120GHz/140GHz Dual-Channel OOK Receiver Using 65nm CMOS Technology
- C-2-37 Design for Maximum FOM of 79GHz Power Amplifier with Temperature Compensation