Investigation and Integration of Polycrystalline Silicon/TiN/SiON Gate Stack in Silicon on Thin Buried Oxide Complementary Metal Oxide Semiconductor Field Effect Transistors
スポンサーリンク
概要
- 論文の詳細を見る
We developed fully depleted silicon on thin buried oxide (SOTB) complementary metal oxide semiconductor field effect transistors (CMOSFETs) with a polycrystalline-silicon (poly-Si)/TiN/SiON gate stack. We investigated the flat-band voltage (V_{\text{fb}}) shift of the gate stack for the threshold voltage (V_{\text{th}}) symmetry of SOTB CMOSFETs. We found that the V_{\text{fb}} shift depended on both TiN thickness and thermal load. Thicker TiN above 15 nm is preferable for obtaining the midgap value of V_{\text{fb}} with considering the thermal budget of the SOTB process. We also integrated the gate stack into SOTB CMOSFETs, which showed that the V_{\text{th}} roll-off characteristics corresponded to the proper control of the effective work function by considering how the impurity-related work function modulation affects. Narrow channel characteristics of the TiN-gate SOTB CMOSFETs were also shown to be superior to fully silicided gate SOTB devices due to the less silicidation.
- 2012-07-25
著者
-
Sugii Nobuyuki
Central Research Laboratory Hitachi Ltd.
-
Tsuchiya Ryuta
Central Research Laboratory Hitachi Ltd.
-
Kimura Shinichiro
Central Research Laboratory Hitachi Ltd.
-
Oda Hidekazu
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Ishigaki Takashi
Central Research Laboratory, Hitachi, Ltd., 1-280 Higashi-koigakubo, Kokubunji, Tokyo 185-8601, Japan
-
Morita Yusuke
Central Research Laboratory, Hitachi, Ltd., 1-280 Higashi-koigakubo, Kokubunji, Tokyo 185-8601, Japan
-
Iwamatsu Toshiaki
Renesas Technology Corp., 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Inoue Yasuo
Renesas Technology Corp., 4-1 Mizuhara, Itami, Hyogo 664-0005, Japan
-
Ishigaki Takashi
Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo 185-8601, Japan
-
Tsuchiya Ryuta
Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo 185-8601, Japan
-
Sugii Nobuyuki
Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo 185-8601, Japan
-
Kimura Shinichiro
Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo 185-8601, Japan
-
Iwamatsu Toshiaki
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
-
Inoue Yasuo
Renesas Electronics Corporation, Hitachinaka, Ibaraki 312-8504, Japan
関連論文
- Fabrication of Pd(Zr, Ti)O_3 Microscopic Capacitors by Electron Beam Lithography
- The Effect of Microwave-Plasma on Decomposition and Oxidation of Ba(THD)_2
- Spectroscopic Study on Plasma-Enhanced Chemical Vapor Deposition of YBa_2Cu_3O_x Superconducting Thin Films
- Conformal Platinum Electrodes Prepared by Chemical Vapor Deposition Using a Liquid MeCpPtMe_3 Precursor in an Oxidizing Atmosphere
- Thermal Stability of a RuO_2 Electrode Prepared by DC Reactive Sputtering
- Hydrogen Reduction Properties of RuO_2 Electrodes
- Optical Investigations of Solid-Phase Crystallization of Si_Ge_x
- Optical Investigations of Solid-Phase Crystallization (SPC) Properties of Si_Ge_X
- Atomic-Layer Doping in Si_Ge_x/Si/Si_Ge_x Heterostructures by Two-Step Solid-Phase Epitaxy
- Atomic-Layer Doping in Si_Ge_x/Si/Si_Ge_x Heterostructures by Two-Step Solid-Phase Epitaxy
- Ultrahigh Electron Mobilities in Si_Ge_x/Si/Si_Ge_x Heterostructures with Abrupt Interfaces Formed by Solid-Phase Epitaxy
- Ultrahigh Electron Mobilities in Si_Ge_x/Si/Si_Ge_x Heterostructures with Abrupt Interfaces Formed by Solid-Phase Epitaxy
- Novel SiGe-on-Insulator Virtual Substrate Fabricated by Self-Melt-Solidification
- Analysis of Boron Penetration and Gate Depletion Using Dual-Gate PMOSFETs for High Performance G-Bit DRAM Design(Special Issue on Microelectronic Test Structures)
- Metal Schottky Source/Drain Technology for Ultrathin Silicon-on-Thin-Box Metal Oxide Semiconductor Field Effect Transistors
- Suppression of Boron Penetration from Source/Drain-Extension to Improve Gate Leakage Characteristics and Gate-Oxide Reliability for 65-nm Node CMOS and Beyond
- Analysis of Leakage Current at Pd/AlGaN Schottky Barriers Formed on GaN Free-Standing Substrates
- Analysis of dislocations in strained-Si/SiGe devices by EBIC technique
- Electro-Luminescence from Ultra-Thin Silicon
- Impact of Cu Local Interconnect on LSI Performance
- Effects of Thin Film Interference on Junction Activation during Sub-Millisecond Annealing
- Strain-Controlled Laterally Diffused Metal–Oxide–Semiconductor Transistor Utilizing Buried-Polysilicon Sinker as Stressor
- Evaluation of Threshold-Voltage Variation in Silicon on Thin Buried Oxide Complementary Metal–Oxide–Semiconductor and Its Impact on Decreasing Standby Leakage Current
- Wide-Range Threshold Voltage Controllable Silicon on Thin Buried Oxide Integrated with Bulk Complementary Metal Oxide Semiconductor Featuring Fully Silicided NiSi Gate Electrode
- Investigation and Integration of Polycrystalline Silicon/TiN/SiON Gate Stack in Silicon on Thin Buried Oxide Complementary Metal Oxide Semiconductor Field Effect Transistors
- Low-Temperature Electrical Characteristics of Strained-Si MOSFETs