Electrical Instabilities in Amorphous InGaZnO Thin Film Transistors with Si3N4 and Si3N4/Al2O3 Gate Dielectrics

スポンサーリンク

概要

• 論文の詳細を見る

• Bottom-gate staggered amorphous indium--gallium zinc oxide (a-IGZO) thin-film transistors (TFTs) with Si3N4 and Si3N4/Al2O3 gate dielectrics were fabricated on glass substrates to investigate the electrical instabilities. An anomalous hump was observed only in the Si3N4 device under the positive bias stress. To analyze the anomalous hump, the transmission electron microscope (TEM) images and the two-dimensional (2D) device simulation were investigated, and results showed that insulator thinning and electric field enforcement at the gate edge are not the causes of the hump. In the time dependence of \Delta V_{\text{TH}} under stress, Si3N4/Al2O3 and Si3N4 devices follow the stretched-exponential and logarithmic time dependences, respectively. That is, in the Si3N4/Al2O3 device, the trapped electrons are spatially redistributed easily in dielectrics or near the interface, which seems to suppress the hump.

• 2012-09-25

著者

• Lee Hi-deok

  Department Of Electronics Engineering Chungnam National University

• Lee Ga-won

  Department Of Electrical Engineering Korea Advanced Institute Of Science And Technology

• Jeong Kwang-seok

  Department Of Electronics Engineering Chungnam National University

• Yun Ho-jin

  Department Of Electronics Engineering Chungnam National University

• Kim Yu-mi

  Department Of Electronics Engineering Chungnam National University

• Yang Seung-dong

  Department Of Electronics Engineering Chungnam National University

• Lee Sang-youl

  Department Of Electronics Engineering Chungnam National University

• Lee Hi-Deok

  Department of Electronics Engineering, Chungnam National University, Daejeon 305-764, Korea

• Jeong Kwang-Seok

  Department of Electronics Engineering, Chungnam National University, Daejeon 305-764, Korea

• Kim Yu-Mi

  Department of Electronics Engineering, Chungnam National University, Daejeon 305-764, Korea

• Yang Seung-Dong

  Department of Electronics Engineering, Chungnam National University, Daejeon 305-764, Korea

• Lee Sang-Youl

  Department of Electronics Engineering, Chungnam National University, Daejeon 305-764, Korea

関連論文

• Abnormal Oxidation of Nickel Silicide on N-Type Substrate and Effect of Preamorphization Implantation
• Characterization of the Co-Silicide Penetration Depth into the Junction Area for 0.15 and Sub-0.15 Micron CMOS Technology
• Near Surface Oxide Trap Density Profiling in NO and Remote Plasma Nitrided Oxides in Nano-Scale MOSFETs, Using Multi-Temperature Charge Pumping Technique : N_ vs. Oxide Processing
• Substrate Resistance Effect on Charge-Pumping Current in Polycrystalline Silicon Thin Film Transistors
• Conduction Mechanism and Reliability Characteristics of a Metal--Insulator--Metal Capacitor with Single ZrO2 Layer
• Highly Thermal Immune Nitrogen-Doped Ni–Germanosilicide with Co/TiN Double Layer for Nano-Scale Complementary Metal Oxide Semiconductor Applications
• Novel Nitrogen Doped Ni Self-Alingned Silicide Process for Nanoscale Complementary Metal Oxide Semiconductor Technology
• Characterization of Nickel-Silicide Dependence on the Substrate Dopants for Nanoscale Complementary Metal Oxide Semiconductor Technology
• Performance and Stability Characterization of Bottom Gated Amorphous Indium Gallium Zinc Oxide Thin Film Transistors Grown by RF and DC Sputtering
• Effect of nitrogen concentration on low-frequency noise and negative bias temperature instability of p-channel metal-oxide-semiconductor field-effect transistors with nitrided gate oxide (Special issue: Dielectric thin films for future electron devices: s
• Effects of a SiO_2 Capping Layer on the Electrical Properties and Morphology of Nickel Silicides
• Improvement of Thermal Stability of Ni-Germanide with Ni/Co/Ni/TiN Structure for High Performance Ge Metal-Oxide-Semiconductor Field Effect Transistors (Special Issue : Solid State Devices and Materials (1))
• Extraction of Energy Distribution of Nitride Traps Using Charge Pumping Method in Silicon–Oxide–Nitride–Oxide–Silicon Flash Memory
• Electrical Characteristic Analysis of Postannealed ZnO Thin-Film Transistors under O Ambient (Special Issue : Advanced Electromaterials)
• Investigation of Device Performance and Negative Bias Temperature Instability of Plasma Nitrided Oxide in Nanoscale p-Channel Metal–Oxide–Semiconductor Field-Effect Transistor’s
• Comparative Analysis of Bandgap-Engineered Pillar Type Flash Memory with HfO2 and S3N4 as Trapping Layer
• Erratum: ``Comparison of Multilayer Dielectric Thin Films for Future Metal--Insulator--Metal Capacitors: Al2O3/HfO2/Al2O3 versus SiO2/HfO2/SiO2''
• Comparison of Multilayer Dielectric Thin Films for Future Metal--Insulator--Metal Capacitors: Al2O3/HfO2/Al2O3 versus SiO2/HfO2/SiO2
• Dependence of Hot Carrier Reliability and Low Frequency Noise on Channel Stress in Nanoscale n-Channel Metal--Oxide--Semiconductor Field-Effect Transistors
• Electrical Instabilities in Amorphous InGaZnO Thin Film Transistors with Si3N4 and Si3N4/Al2O3 Gate Dielectrics
• Comparative Analysis of Bandgap-Engineered Pillar Type Flash Memory with HfO_2 and S_3N_4 as Trapping Layer
• New Charge Pumping Method for Characterization of Charge Trapping Layer in Oxide–Nitride–Oxide Structure
• Effects of Strained Silicon Layer on Nickel (Germano)silicide for Nanoscale Complementary Metal Oxide Semiconductor Field-Effect Transistor Device
• Novel Back End-of-Line Process Scheme for Improvement of Negative Bias Temperature Instability Lifetime
• Study of Nickel Silicide Thermal Stability Using Silicon-on-Insulator Substrate for Nanoscale Complementary Metal Oxide Semiconductor Field-Effect Transisor Device
• Investigation of the Gate Bias Stress Instability in ZnO Thin Film Transistors by Low-Frequency Noise Analysis (Special Issue : Solid State Devices and Materials)
• Novel PNP BJT Structure to Improve Matching Characteristics for Analog and Mixed Signal Integrated Circuit Applications
• Substrate Resistance Effect on Charge-Pumping Current in Polycrystalline Silicon Thin Film Transistors
• Simultaneous Bilateral Stenosis of the Vertebral Arteries Treated by Unilateral Decompression: A Case Report
• Analysis of stability improvement in ZnO thin film transistor with dual-gate structure under negative bias stress

もっと見る 閉じる

スポンサーリンク