Full-Chip Lithography Verification for Multilayer Structure in Electron-Beam Lithography
スポンサーリンク
概要
- 論文の詳細を見る
In this study, a simplified electron energy flux (SEEF) model for electron-beam (EB) lithography has been evaluated by comparing it with the Monte Carlo (MC) simulation for copper (Cu) wiring layers. The parameters of the SEEF model in each layer depend not only on the density and thickness of the material but also on the depth of the material in the substrate. Moreover, as the number of underlying layers including metals increases, the number of parameters of the SEEF model increases; thus, the difficulty in parameter extraction markedly increases. We have attempted to extract the optimum parameters of the SEEF model in each layer using the MC simulation. As a result, it was found that the differences in the backscattered electron energy fluxes from several layers with different combinations of Cu densities between the SEEF model and the MC simulation were within a range from $-1.56$ to +0.74%.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2007-09-30
著者
-
OGINO Kozo
Fujitsu Ltd.
-
HOSHINO Hiromi
Fujitsu Ltd.
-
Arimoto Hiroshi
Fujitsu Laboratories Limited
-
Machida Yasuhide
Fujitsu Limited
-
Machida Yasuhide
Fujitsu Limited, 50 Fuchigami, Akiruno, Tokyo 197-0833, Japan
-
Hoshino Hiromi
Fujitsu Limited
-
Hoshino Hiromi
Fujitsu Limited, 50 Fuchigami, Akiruno, Tokyo 197-0833, Japan
-
Ogino Kozo
Fujitsu Limited
関連論文
- Suppression of Transient Enhanced Diffusion by Local-Oxidation-Silicon-Induced Stress
- Suppression of Transient Enhanced Diffusion by LOCOS Induced Stress
- Analysis of Non-Uniform Boron Penetration of Nitrided Oxide in PMOSFETs Considering Two-Dimensional Nitrogen Distribution
- Boron Penetration Enhanced by Gate Ion Implantation Damage in PMOSFETs
- Hydrogen-Enhanced Boron Penetration in PMOS Devices during SiO_2 Chemical Vapor Deposition
- Hydrogen-Enhancing Boron Penetration in P-MOS Devices during SiO_2 Chemical Vapor Deposition
- High-Speed Proximity Effect Correction System for Electron-Beam Projection Lithography by Cluster Processing
- Fast and Simplified Technique of Proximity Effect Correction for Ultra Large Scale Integrated Circuit Patterns in Electron-Beam Projection Lithography
- Coulomb Interaction Effect Correction in Electron-Beam Block Exposure Lithography
- Evaluation of Performance of Proximity Effect Correction in Electron Projection Lithography
- Three-Dimensional Proximity Effect Correction for Multilayer Structures in Electron Beam Lithography
- Study of L_ dependence of 2-D carrier profile in N-FET by Scanning Tunneling Microscopy
- Boron Diffusion in SiO_2 Involving High-Concentration Effects
- Boron Diffusion in SiO_2 Involving High-Concentration Effects
- Scanning Tunneling Microscopy Study of Submicron-Sized pn Junction on Si(001) Surfaces
- Numerical Study of Effect of Fabrication Damage on Carrier Dynamics in MQW Narrow Wires
- KrF Resist Pattern Monitoring by Ellipsometry
- Evaluation of LOCOS Induced Stress Using Raman Spectroscopy with an Al-Mask
- Fabrication of Sub-100 nm Wires and Dots in GaAs/AlGaAs Multiquantum Well Using Focused Ion Beam Lithography
- Evaluation of Shot Position Error in Electron Beam Lithography Using Overlay Metrology with 'One-Shot' Inspection Mark
- Precise Line-and-Space Monitoring Results by Ellipsometry
- Three-Dimensional Proximity Effect Correction for Multilayer Structures in Electron Beam Lithography
- Improved Electron Mobility of Two-Dimensional Electron Gas Formed Area-Selectively in GaAs/AlGaAs Heterostructure by Focused Si Ion Beam Implantation and MBE Overgrowth
- Study of Gate Length Dependence of Two-dimensional Carrier Profile in N-FET by Scanning Tunneling Microscopy
- High-Speed Proximity Effect Correction System for Electron-Beam Projection Lithography by Cluster Processing
- Full-Chip Lithography Verification for Multilayer Structure in Electron-Beam Lithography