Epitaxial Silicon Growth by Load-Lock Low Pressure Chemical Vapor Deposition System for Elevated Source/Drain Formation
スポンサーリンク
概要
- 論文の詳細を見る
A silicon epitaxial layer on the active region of a Si substrate was selectively grown under a low temperature condition of 620°C with a low pressure chemical vapor deposition (LPCVD) employing SiH4 as a precursor, without high-temperature H2 annealing and ultra high vacuum chemical vapor deposition (UHV-CVD). This method was achieved by the use of a N2-purged wafer cassette and a load-lock chamber that was directly connected to the CVD chamber. A cross-sectional transmission electron microscopy (TEM) micrograph of the interface between the CVD-deposited film and the Si substrate revealed that the Si film was grown homoepitaxially, however nanometer-scaled silicon oxide islands were sparsely formed at the interface. Epitaxial film growth seemed to be achieved by lateral grain growth over oxide islands during film deposition. Polycrystalline Si was grown on the silicon oxide under the same deposition condition, and a Si epitaxial growth layer was formed on the active region selectively by wet chemical etching using HNO3, CH3COOH and HF-based solution. Since this system has higher throughput than conventional UHV-CVD or MBE systems, it is expected to become important for the development of future ULSI devices with a sub-50 nm-scale metal–oxide–semiconductor field effect transistor (MOSFET).
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2005-01-15
著者
-
NAKANO Masayuki
Device Technology Research Laboratories, Sharp Corporation
-
KOTAKI Hiroshi
Device Technology Research Laboratories, Sharp Corporation
-
OHTA Kenji
Device Technology Research Laboratories, Sharp Corporation
-
Shingubara Shoso
Graduate School of Advanced Sciences of Matter, Hiroshima University, 1-4-4 Kagamiyama, Higashihiroshima-shi, Hiroshima 739-8527, Japan
-
Shingubara Shoso
Graduate School of Advanced Science of Matter, Hiroshima University, 1-3-1 Kagamiyama, Higashi-Hiroshima 739-8530, Japan
-
Kotaki Hiroshi
Device Technology Research Laboratories, Sharp Corporation, 2613-1 Ichinomoto-cho, Tenri-shi, Nara 632-8567, Japan
-
Nakano Masayuki
Device Technology Research Laboratories, Sharp Corporation, 2613-1 Ichinomoto-cho, Tenri-shi, Nara 632-8567, Japan
-
Shingubara Shoso
Graduate School of Advanced Science of Matter, Hiroshima University, 1-3-1 Kagamiyama, Higashi-Hiroshima 739-8526, Japan
関連論文
- Fabrication of Carbon Nanotube and Nanorod Arrays Using Nanoporous Templates
- Formation of Al Dot Hexagonal Array on Si Using Anodic Oxidation and Selective Etching : Surfaces, Interfaoes, and Films
- Adsorbed Water on a Silicon Wafer Surface Exposed to Atmosphere : Semiconductors
- Study of a Dielectric Constant Due to Electronic Polarization Using a Semiempirical Molecular Orbital Method I : Semiconductors
- Scanning Electron Microscope Observation of Heterogeneous Three-Dimensional Nanoparticle Arrays Using DNA : Surfaces, Interfaces, and Films
- Epitaxial Silicon Growth by Load-Lock Low Pressure Chemical Vapor Deposition System for Elevated Source/Drain Formation
- AgNO3-Dependent Morphological Change of Si Nanostructures Prepared by Single-Step Metal Assisted Etching Method
- Thickness Dependences of Nucleation and Annihilation Fields of Magnetic Vortices in Submicron Supermalloy Dots
- Highly Adhesive Electroless Cu Layer Formation Using an Ultra Thin Ionized Cluster Beam (ICB)-Pd Catalytic Layer for Sub-100 nm Cu Interconnections
- Influence of Surface Oxide of Sputtered TaN on Displacement Plating of Cu
- Computer-Aided Chemistry Estimation Method of Electronic-Polarization Dielectric Constants for the Molecular Design of Low-$k$ Materials
- Contact Resistance Reduction Using Vacuum Loadlock System and Plasma Dry Cleaning
- Epitaxial Silicon Growth by Load-Lock Low Pressure Chemical Vapor Deposition System for Elevated Source/Drain Formation
- Temperature Dependence of Resistance of Conductive Filament Formed by Dielectric Breakdown
- Control of Crystal Orientation and Diameter of Silicon Nanowire Using Anodic Aluminum Oxide Template
- Formation and Evaluation of Electroless-Plated Barrier Films for High-Aspect-Ratio Through-Si Vias
- Adsorbed Water on a Silicon Wafer Surface Exposed to Atmosphere
- Preparation of Ultrahigh-Density Magnetic Nanowire Arrays beyond 1 Terabit/Inch2 on Si Substrate Using Anodic Aluminum Oxide Template
- Effect of Additives on Hole Filling Characteristics of Electroless Copper Plating