Modeling of Nonvolatile Memory Operation of Polysilicon–Oxide–Nitride–Oxide–Semiconductor and Analysis of Program Characteristics Dependent on the Trap Distribution in the Silicon–Nitride Layer

スポンサーリンク

概要

• 論文の詳細を見る

• We performed modeling and simulations of polysilicon–oxide–nitride–oxide–semiconductor (SONOS) memory devices with traps for charge accumulation. Comparisons of the dependence of writing and erasing characteristics on the tunnel-SiO2-layer thickness and SiNx-layer thickness were made. Simulated results of erasing characteristics are in good agreement with the experimental results, but simulated results of writing characteristics are not. Moreover, we simulated the dependence of writing and erasing characteristics on the distribution of the trap density in the SiNx layer, the dependence of writing characteristics on the doping density of polysilicon for the gate, and the dependence of the injection current and leakage current on the gate pulse duration.

• 2004-08-15

著者

• Aozasa Hiroshi

  Advanced Device R & D Department Semiconductor Technology Development Group Sony Corporation Mic

• Imanaga Syunji

  Advanced Device R & D Department Semiconductor Technology Development Group Sony Corporation Mic

• Aozasa Hiroshi

  Advanced Device R & D Department Semiconductor Technology Development Group SONY Corporation Micro System Network Company, Atsugi Tec. 4-14-1 Asahi-cho, Atsugi-shi, Kanagawa 243-0014, Japan

• Imanaga Syunji

  Advanced Device R & D Department Semiconductor Technology Development Group SONY Corporation Micro System Network Company, Atsugi Tec. 4-14-1 Asahi-cho, Atsugi-shi, Kanagawa 243-0014, Japan

関連論文

• Development of Sub-Quarter-μm MONOS (metal/oxide/nitride/oxide/semiconductor)Type Memory Transistor
• Development of Sub-Quarter-μm MONOS Type Memory Transistor
• Modeling of Nonvolatile Memory Operation of Polysilicon–Oxide–Nitride–Oxide–Semiconductor and Analysis of Program Characteristics Dependent on the Trap Distribution in the Silicon–Nitride Layer

スポンサーリンク