Nanoscale MOSFET with Split-Gate Design for RF/Analog Application
スポンサーリンク
概要
- 論文の詳細を見る
Split-gate engineering has been studied to improve metal-oxide-semiconductor-field-effect-transistors (MOSFETs) down to the 45 nm regime, and it is shown that a properly designed split-gate device can improve both frequency performance and intrinsic gain for a wide range of channel lengths due to enhanced carrier transport and reduced short-channel effects. The relative gate length percentage in the split-gate device can optimize device performance based on cut-off frequency, intrinsic gain and threshold voltage considerations. Its output resistance behavior following drain-induced barrier lowering (DIBL) is studied; sidewall spacer width and substrate doping effect on device RF/analog performance are also discussed in this context.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2004-04-15
著者
-
Yuan Jun
Department Of Electrical Engineering University Of California
-
Woo Jason
Department Of Electrical Engineering University Of California
-
Yuan Jun
Department of Electrical Engineering, University of California, Los Angeles, CA 90095, USA
関連論文
- Inherent Suppression of Low-Frequency Noise Overshoot in Sub-Micron Partially-Depleted Floating Body Silicon-On-Sapphire (SOS) MOSFETs
- High-Mobility p-Channel Metal-Oxide-Semiconductor Field-Effect-Transistor on Strained Si
- Theoretical electron energy-loss spectroscopy and its application in materials research
- Nanoscale MOSFET with Split-Gate Design for RF/Analog Application
- Distortion Analysis of SOI MOSFETs for Analog Applications
- Improvement in Low Temperature CMOS Performance Using Retrograded Channel Profiling
- Gate Stack Architecture Analysis and Channel Engineering in Deep Sub-Micron MOSFETs
- Source/Drain Extension-to-Gate Overlap Scaling in Deep Sub-Micron MOSFETs
- A Surrounding-Gate Transistor with Multi-Pillar Silicon Channels
- Analog Performance of Asymmetric Schottky Tunneling Source nFET for RF and Mixed-Mode Application
- Modeling of the Series Resistance for Below 100nm MOSFET Regime
- A Novel Simplified Process for Self Aligned Planar Wrapping Gate FET's with Directionally Crystallized Si Channel Processed via Sequential Lateral Solidification
- Nanoscale MOSFET with Split-Gate Design for RF/Analog Application