Characterization of Polycrystalline Silicon Thin Film Transistors Fabricated by Ultrahigh-Vacuum Chemical Vapor Deposition and Chemical Mechanical Polishing
スポンサーリンク
概要
- 論文の詳細を見る
A high performance top-gate thin film transistor (TFT) has been fabricated using an as-deposited polycrystalline silicon (poly-Si) film by ultrahigh-vacuum chemical vapor deposition (UHV/CVD) followed by chemical mechanical polishing (CMP). In this process, due to the ultraclean environment and very low-pressure deposition of UHV/CVD, high-quality poly-Si films can be obtained and no long-term or post-recrystallization in channel films is needed. Maximum field effect mobilities of 58 cm2/V·s and 98 cm2/V·s for p- and n-channel TFTs, respectively, an ON/OFF current ratio of 1.1×107 for both p- and n-channels, and threshold voltages of -0.54 V for p-channel and 0.36 V for n-channel devices, respectively, are achieved. Finally, an analytical model of poly-Si TFTs was used to simulate the gate-voltage-dependent activation energy on the threshold and above the threshold regions and showed good agreement.
- Publication Office, Japanese Journal of Applied Physics, Faculty of Science, University of Tokyoの論文
- 1997-07-15
著者
-
Chang Chun-yen
Department Of Electronics Engineering & Institute Of Electronics National Chiao Tung Uiversity
-
Lei Tan
Department Of Electronic Engineering National Chiao Tung University
-
Chen Liang-po
National Nano Device Laboratories
-
Lin Hsiao-yi
Department Of Electronics Engineering & Institute Of Electronics National Chiao Tung University
-
Tseng Hua-chou
Department Of Electronics Engineering And Institute Of Electronics National Chiao Tung University
-
Cheng Juing-yi
Department Of Electronics Engineering & Institute Of Electronics National Chiao Tung University
-
Chang Chun-Yen
Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University,
-
Lei Tan
Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University,
-
Chen Liang-Po
National Nano Device Laboratories, Hsinchu 300, Taiwan, Republic of China
-
Lin Hsiao-Yi
Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University,
-
Tseng Hua-Chou
Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University,
-
Cheng Juing-Yi
Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University,
関連論文
- A New Method to Extract MOSFET Threshold Voltage, Effective Channel Length, and Channel Mobility Using S-parameter Measurement(Active Devices and Circuits)(Advances in Characterization and Measurement Technologies for Microwave and Millim
- Analysis of Temperature Effects on the High-Frequency Characteristics of RF LDMOS Transistors
- Characterization of RF LDMOS Transistors with Different Layout Structures
- Degradation of Low-Frequency Noise in PD SOI MOSFETs after Hot-Carrier Stress
- Antenna Charging Effects on the Electrical Characteristics of Polysilicon Gate during Electron Cyclotron Resonance Etching
- Effects of Polysilicon Electron Cyclotron Resonance Etching on Electrical Characteristics of Gate Oxides
- The Impact of Titanium Silicide on the Contact Resistance for Shallow Junction Formed by Out-Diffusion of Arsenic from Polysilicon
- A High-Power-Density and High-Efficiency Atomic-Planar-Doped AlGaAs/InGaAs Quantum-Well HEMT for 2.4V Medium-Power Wireless Communication Applications
- The Impact of Mixed-mode Electrical Stress on High-Frequency and RF Power Characteristics of SiGe HBTs
- The Effects of Shallow Germanium Halo Doping on N-Channel Metal Oxide Semiconductor Field Effect Transistors
- Thin Oxides Grown on Disilane-Based Polysilicon(Semiconductors)
- A Novel Approach for Parameter Determination of HBT Small-Signal Equivalent Circuit(Model, Analog Circuit and Device Technologies)
- CMOS RFIC : Application to Wireless Transceiver Design (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
- P-Channel Metal Oxide Semiconductor Field Effect Transistors with Polycrystalline-Si_Ge_x Gate Grown by Ultra-High Vacuum Chemical Vapor Deposition System
- Direct Oxidation of Si_Ge_x Layers Using Vacuum-Ultra-Violet Light Radiation in Oxygen
- Very High Hole Mobility in P-Type Si/SiGe Modulation-Doped Heterostructures
- Epitaxy of Si_Ge_x by Ultrahigh-Vacuum Chemical Vapor Deposition Using Si_2H_6 and GeH_4
- Combination of Chemical Mechanical Polishing and Ultrahigh Vacuum Chemical Vapor Deposition Techniques to Fabricate Polycrystalline Thin Film Transistors
- Characterization of Improved AlGaAs/GaAs Resonant Tunneling Heterostructure Bipolar Transistors
- Characterization of Novel HfTiO Gate Dielectrics Post-treated by NH_3 Plasma and Ultra-violet Rays
- Improvement of Reliability of Metal-Oxide Semiconductor Field-Effect Transistors with N_2O Nitrided Gate Oxide and N_2O Polysilicon Gate Reoxidation
- Interfacial Abruptness in Si/SiGe Heteroepitaxy Grown by Ultrahigh Vacuum Chemical Vapor Deposition
- Electrical Properties of Multiple High-Dose Si Implantation in p-GaN
- Influence of Metalorganic Sources on the Composition Uniformity of Selectively Grown Ga_XIn_P
- Improvement of Reliability of MOSFET's with N_2O Nitrided Gate Oxide and N_2O Polysilicon Gate Reoxidation
- Excellent Au/Ge/Pd Ohmic Contacts to n-type GaAs Using Mo/Ti as the Diffusion Barrier
- High-Performance Au/Ti/Ge/Pd Ohmic Contacts on n-Type In_Ga_P
- Growth of ZnSe Epilayer on Si Using Ge/Ge_xSi_ Buffer Structure
- Effects of O_2- and N_2O-Plasma Treatments on Properties of Plasma-Enhanced-Chemical-Vapor-Deposition Tetraethylorthosilicate Oxide
- Comparison of N_2 and NH_3 Plasma Passivation Effects on Polycrystalline Silicon Thin-Film Transistors
- Shallow-Trench Isolation With Raised-Field-Oxide Structure
- Hydrogen and Oxygen Plasma Effects on Polycrystalline Silicon Thin Films of Various Thicknesses
- The Elimination of Inversion Domains in MBE-GaN Grown Using Low Temperature Nitridation
- Growth of GaN on Si (111) using simultaneous AlN/α-Si_3N_4 buffer structure
- New Nanometer T-Gate Fabricated by Thermally Reflowed Resist Technique : Instrumentation, Measurement, and Fabrication Technology
- A Novel Shallow Trench Isolation Technique
- A Novel Shallow Trench Isolation Technique
- A Novel Planarization of Trench Isolation Using a Polysilicon Layer As a Self-Aligned Mask
- Suppression of Boron Pemetration in PMOS by Using Oxide Gettering Effect in Poly-Si Gate
- Improvement of Ultra-Thin 3.3 nm Thick Oxide for Co-Salicide Process Using NF_3 Annealed Poly-Gate
- Optimum Conditions for Novel One-Step Cleaning Method for Pre-Gate Oxide Cleaning Using Robust Design Methodology
- Fourier Transform Infrared Spectroscopic Study of Oxide Films Grown in Pure N_2O
- The Characteristics of Polysilicon Oxide Grown on Amorphous Silicon Deposited from Disilane
- Effects of BCl3 Passivation on Pt/Al/n-InP Diodes
- A Novel Cost Effective Double Reduced Surface Field Laterally Diffused Metal Oxide Semiconductor Design for Improving Off-State Breakdown Voltage
- Large Area of Ultraviolet GaN-Based Photonic Quasicrystal Laser
- Light Output Enhancement of GaN-Based Light-Emitting Diodes by Optimizing SiO2 Nanorod-Array Depth Patterned Sapphire Substrate
- Analysis of Temperature Effects on High-Frequency Characteristics of RF Lateral-Diffused Metal–Oxide–Semiconductor Transistors
- Double $\delta$-Doped Enhancement-Mode InGaP/AlGaAs/InGaAs Pseudomorphic High Electron Mobility Transistor for Linearity Application
- Composite-Channel Metamorphic High Electron Mobility Transistor for Low-Noise and High-Linearity Applications
- Performance Enhancement by Local Strain in $\langle 110\rangle$ Channel n-Channel Metal–Oxide–Semiconductor Field-Effect Transistors on (111) Substrate
- Characterization of RF Lateral-Diffused Metal–Oxide–Semiconductor Field-Effect Transistors with Different Layout Structures
- Low-Frequency Noise in Partially Depleted SOI MOSFETs Operating from Linear Region to Saturation Region at Various Temperatures
- Growth of High-Quality Ge Epitaxial Layers on Si (100)
- Degradation of Low-Frequency Noise in Partially Depleted Silicon-on-Insulator Metal Oxide Semiconductor Field-Effect Transistors by Hot-Carrier Stress
- Systematical Study of Reliability Issues in Plasma-Nitrided and Thermally Nitrided Oxides for Advanced Dual-Gate Oxide p-Channel Metal–Oxide–Semiconductor Field-Effect Transistors
- Drain/Gate-Voltage-Dependent On-Current and Off-Current Instabilities in Polycrystalline Silicon Thin-Film Transistors under Electrical Stress
- Characterization of Polycrystalline Silicon Thin Film Transistors Fabricated by Ultrahigh-Vacuum Chemical Vapor Deposition and Chemical Mechanical Polishing
- Cost-Effective and Self-Textured Gallium-Doped Zinc Oxide Front Contacts for Hydrogenated Amorphous Silicon Thin-Film Solar Cells