Origin of the Hole Current in n-type High-$k$/Metal Gate Stacks Field Effect Transistor in an Inversion State
スポンサーリンク
概要
- 論文の詳細を見る
We have investigated about the origin of hole current of high-$k$/metal gate stacks in an inversion state. There are several candidates for the origin of hole current in n-type metal oxide semiconductor devices in the inversion state. These include impact ionization in the metal gate or in gate dielectrics, plasmon emission from the metal gate and valence electron from the Si-substrate. Following the breakdown of HfSiON/TaSi gate stacks, we have observed ohmic electron and hole currents. Although ohmic electron currents cannot be accelerated and never result in impact ionization or plasmon emission, we have determined the origin of hole current to be due to the infection of valence electrons from Si-substrate.
- Japan Society of Applied Physicsの論文
- 2007-11-25
著者
-
Ohji Yuzuru
Semiconductor & Integrated Circuits Division Hitachi Ltd.
-
Yamabe Kikuo
Institute Of Applied Physics University Of Tsukuba
-
Nara Yasuo
Semiconductor Leading Edge Technologies Inc.
-
Sato Motoyuki
Semiconductor Leading Edge Technologies Inc. (selete)
-
Aoyama Takayuki
Semiconductor Leading Edge Technologies Inc.
-
Yamabe Kikuo
Institute of Applied Physics, University of Tsukuba, 1-1-1 Tennodai, Tsukuba, Ibaraki 306-8571, Japan
-
Ohji Yuzuru
Semiconductor Leading Edge Technologies, Inc. (Selete), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Aoyama Takayuki
Semiconductor Leading Edge Technologies, Inc. (Selete), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
-
Aoyama Takayuki
Semiconductor Leading Edge Technologies (Selete), Inc., Tsukuba, Ibaraki 305-8569, Japan
-
Nara Yasuo
Semiconductor Leading Edge Technologies, Inc. (Selete), 16-1 Onogawa, Tsukuba, Ibaraki 305-8569, Japan
関連論文
- Evaluation of Dielectric Reliability of Ultrathin HfSiO_xN_y in Metal-Gate Capacitors(Ultra-Thin Gate Insulators,Fundamentals and Applications of Advanced Semiconductor Devices)
- Atomic Topography Change of SiO_2/Si Interfaces during Thermal Oxidation : Semiconductors
- SiO_2 Surface and SiO_2/Si Interface Topography Change by Thermal Oxidation : Semiconductors
- Nanometer Scale Height Standard Using Atomically Controlled Diamond Surface
- Selective Growth of Monoatomic Cu Rows at Step Edges on Si(111) Substrates in Ultralow-Dissolved-Oxygen Water
- Nonuniformity in Ultrathin SiO_2 on Si(111) Characterized by Conductive Atomic Force Microscopy
- Selective Growth of Cu Nanowires on Si(111) Substrates
- Leakage Current Distribution of Cu-Contaminated Thin SiO_2
- High-resolution RBS analysis of Si-dielectrics interfaces
- Comprehensive Understanding of PBTI and NBTI reliability of High-k / Metal Gate Stacks with EOT Scaling to sub-1nm