Improved CRC Calculation Strategies for 64-bit Serial RapidIO
スポンサーリンク
概要
- 論文の詳細を見る
Serial RapidIO (SRIO) is a high-performance interconnection standard for embedded systems. Cyclic Redundancy Check (CRC) provides protection for packet transmissions and impacts the device performances. In this paper, two CRC calculation strategies, based on adjustable slicing parallelization and simplified calculators, are proposed. In the first scheme, the temporary CRC result of the previous cycle (CPre) is considered as a dependent input for the new cycle and is combined with a specific segment of packet data before slicing parallelization. In the second scheme, which can reach a higher maximum working frequency, CPre is considered as an independent input and is separated from the calculation of packet data for further parallelization. Performance comparisons based on ASIC and FPGA implementations are demonstrated to show their effectiveness. Compared with the reference designs, more than 34.8% and 13.9% of average power can be improved by the two proposed schemes at 156.25MHz in 130nm technology, respectively.
- The Institute of Electronics, Information and Communication Engineersの論文
The Institute of Electronics, Information and Communication Engineers | 論文
- Compensation Effect of Quasi-Inverse Filter (QIF) on Frequency Characteristic Distortion in Wideband Systems
- Subblock Processing for Frequency-Domain Turbo Equalization under Fast Fading Environments
- Measurement-Based Performance Evaluation of Coded MIMO-OFDM Spatial Multiplexing with MMSE Spatial Filtering in an Indoor Line-of-Sight Environment
- Design of a Multiple-Input SC DC-DC Converter Realizing Long Battery Runtime
- The Influence of a Low-Level Color or Figure Adaptation on a High-Level Face Perception