A Mixed Sample-Time Error Calibration Technique in Time-Interleaved ADCs

スポンサーリンク

概要

• 論文の詳細を見る

• Sample-time error between channels degrades resolution of time-interleaved analog-to-digital converters (TIADCs). A calibration method implemented in mixed circuits with low-complexity and fast-convergence is proposed in this paper. The algorithm for detecting sample-time error, which is widely applied to wide-sense stationary input signals, is based on correlation. The detected sample-time error is corrected by a voltage-controlled sampling switch. Experimental result of a 2-channel 200-MS/s 14-bit TIADC shows that the signal-to-noise-and-distortion ratio improves 19.1 dB, and the spurious-free dynamic range improves 34.6 dB for a 70.12-MHz input after calibration. The convergence time of the calibration is about 20000 sampling intervals.

著者

• Ren Junyan

  State Key Lab of ASIC and System, Fudan University

関連論文

• A 5.5mW 80-400MHz Gm-C low pass filter with a unique auto-tuning system
• A 22-mW 2.2%-EVM UWB Transmitter Using On-Chip Transformer and LO Leakage Calibration
• A 2.4GHz to 3.86GHz digitally controlled oscillator with 18.5kHz frequency resolution using single PMOS varactor
• A 0.13-µm CMOS 0.1-12GHz active balun-LNA for multi-standard applications
• A 42fJ 8-bit 1.0-GS/s Folding and Interpolating ADC with 1GHz Signal Bandwidth
• A Mixed Sample-Time Error Calibration Technique in Time-Interleaved ADCs

スポンサーリンク