Contact resistivity reduction for PtSi/Si(100) by dopant segregation process
スポンサーリンク
概要
- 論文の詳細を見る
Contact resistivity reduction at PtSi/Si(100) interface by dopant segregation (DS) process was investigated by the cross-bridge Kelvin resistor (CBKR) method for the first time. After the 60 nm-thick PtSi was formed at 700°C/1 min in N2 ambient, ion implantation (PH3 or BF3, 1x1015 cm-2, 15 keV) was carried out followed by the drive-in anneal at 800°C/1 min as a DS process. The Schottky barrier height (SBH) for electron and hole obtained from the C-V characteristics of PtSi/Si(100) diodes were 0.19 eV and 0.23 eV, respectively. The contact resistivity of 1.7x10-7 Ωcm2 for PtSi/p+-Si(100) and 1.8x10-6 Ωcm2 for n+-Si(100) were achieved even for the minimum contact area of 2.2 μm2 and 33 μm2, respectively.
著者
-
Ohmi Shun-ichiro
Dept. Of Electronics And Applied Physics Interdisciplinary Graduate School Of Science And Engineerin
-
Ohmi Shun-ichiro
Dept. of Electronics and Applied Physics, Tokyo Institute of Technology
-
Arima Jun
Dept. of Electronics and Applied Physics, Tokyo Institute of Technology
関連論文
- Modulation of PtSi work function by alloying with low work function metal(Session 7A : Gate Oxides)
- Modulation of PtSi work function by alloying with low work function metal(Session 7A : Gate Oxides)
- Work function modulation of PtSi by alloying with Yb
- Effect of ultra-thin Yb layer on n-type characteristics of pentacene based MOS diodes (シリコン材料・デバイス)
- Modulation of PtSi Work Function by Alloying with Low Work Function Metal
- Effect of Si surface roughness on electrical characteristics of HfON gate insulator formed by ECR plasma sputtering
- Investigation of characteristics of pentacene-based MOSFETs structures (シリコン材料・デバイス)
- Contact resistivity reduction for PtSi/Si(100) by dopant segregation process