Area-Efficient High-Throughput Parallel Scramblers Using Generalized Algorithms

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents generalized algorithms for high-throughput parallel scramblers for digital communication circuits. The proposed algorithm can be applied to any three-term scrambler polynomials with the critical path of one register and one XOR gate using the smallest number of registers. The fan-outs of each register can also be determined by calculation. The test chip reveals that the chip area can be reduced by more than 50% compared with that in the literature, and the power dissipation, including the clock buffers, is only 17.33mW at 1.6GHz with 16 parallel outputs, which is equivalent to 25.6Gbps using TSMC 0.18 μm CMOS process.

著者

• Lin Hongchin

  Departmant Of Electrical Engineering National Chung-hsing University

• Tang Yun-Ching

  Department of Electrical Engineering, National Chung Hsing University

• Chen JianWei

  Department of Electrical Engineering, National Chung Hsing University

関連論文

• A New Dual Floating Gate Flash Cell for Multilevel Operation
• An Analytical Delay Model for Read Operation at Any Position on Dyamic Random Access Memory Bit Lines
• An Analytical Delay Model for Read Operation at Any Position on DRAM Bit Lines
• Enhanced p-Channel Metal–Oxide–Semiconductor Field-Effect Transistor Charge Pump for Low-Voltage Applications
• Reduced-Ripple p-Channel Metal--Oxide--Semiconductor Field-Effect Transistor Charge Pump Circuit with Small Filtering Capacitance
• A New Dual Floating Gate Flash Cell for Multilevel Operation
• A p-Channel Metal–Oxide–Semiconductor Field-Effect Transistor Charge Pump for Low Supply Voltages
• Area-Efficient High-Throughput Parallel Scramblers Using Generalized Algorithms

スポンサーリンク