Design of triple-band CMOS GPS receiver RF front-end
スポンサーリンク
概要
- 論文の詳細を見る
This letter describes the design of a triple-band Global Positioning System (GPS) receiver that simultaneously covers the L1, L2 and L5 frequency bands. The proposed receiver uses an image-rejection technique that can separate signals from the three frequency bands to three corresponding ports. It uses a single RF path containing a low-noise amplifier (LNA), and active and passive mixers with a pair of local oscillator signals. The triple-band GPS RF front-end chip is fabricated using 130nm CMOS technology, and has a noise figure of less than 7.1dB and an <I>S</I>11 coefficient of less than -10dB in the frequency range 1.15-1.6GHz. The experimental results demonstrate a 35-40dB image rejection ratio at each output port with a power consumption of 7.2mW (LNA and mixers) using a 1.2V supply voltage.
著者
-
Ebinuma Takuji
Department Of Aeronautics And Astronautics University Of Tokyo
-
Matsuoka Toshimasa
Department of Electrical, Electronic and Information Engineering, Osaka University
-
Jo Ikkyun
Department of Electrical, Electronic and Information Engineering Graduate School of Engineering, Osaka University
-
Bae Jungnam
Department of Electrical, Electronic and Information Engineering Graduate School of Engineering, Osaka University
-
Ebinuma Takuji
Department of Aeronautics and Astronautics Graduate School of Engineering, The University of Tokyo
関連論文
- Process Variation Compensation Technique for 0.5-V Body-Input Comparator
- Process Variation Compensation Technique for Voltage-controlled Ring Oscillator
- Analytical Expression Based Design of a Low-Voltage FD-SOI CMOS Low-Noise Amplifier(Analog Circuit Techniques and Related Topics)
- Ultralow-Power Current Reference Circuit with Low Temperature Dependence(Building Block, Analog Circuit and Device Technologies)
- Watch-Dog Circuit for Quality Guarantee with Subthreshold MOSFET Current(New System Paradigms for Integrated Electronics)
- Watchdog Circuit for Product Degradation Monitor using Subthreshold MOS Current
- A New Analog Correlator Circuit for DS-CDMA Wireless Applications
- Error Analysis on Simultaneous Data Transfers in CDMA Wired Interface
- C-12-26 An Auto-sensitivity Control Circuit for DS-CDMA Receiver Circuit
- Influence of N_2O Oxynitridation on Interface Trap Generation in Surface-Channel p-Channel Metal Oxide Semiconductor Field Effect Transistors
- Influence of N_2O-Oxynitridation on Interface Trap Generation in Surface-Channel PMOSFETs
- Temperature Dependence of Electron Mobility in InGaAs/InAlAs Heterostructures
- 5-Hydroxytryptamine 1B receptors mediate presynaptic inhibition of monosynaptic IPSC in the rat dorsolateral septal nucleus
- A Low-Voltage SOI-CMOS LC-Tank VCO with Double-Tuning Technique Using Lateral P-N Junction Variable Capacitance(Special lssue on Silicon RF Device & Integrated Circuit Technologies)
- A Low Power Analog Matched-Filter with Smart Sliding Correlation
- A-5-3 Speed-Power-Resolution Tradeoff in Analog Correlator Circuit
- Application of Kelvin Technique in A Gas-Sensor Read-Out Circuit
- Design of a 500-MS/s stochastic signal detection circuit using a non-linearity reduction technique in a 65-nm CMOS process
- A Switched-Capacitor Programmable Gain Amplifier Using Dynamic Element Matching
- Brain Activities on fMRI Using the shiritori Task in Normal Subjects
- Wireless on-chip microparticle manipulation using pulse-driven dielectrophoresis
- A novel RC time constant tuning technique utilizing programmable current sources for continuous-time delta-sigma modulators
- Dynamic characteristics of very-high-rate GPS observations for seismology
- Novel Method of Intrinsic Characteristic Extraction in Lightly Doped Drain Metal Oxide Semiconductor Field Effect Transistors for Accurate Device Modeling
- Design of triple-band CMOS GPS receiver RF front-end
- Analytical design of a 0.5V 5GHz CMOS LC-VCO
- Doppler Positioning with a Movable Receiver Antenna for High-Accuracy IMES Localization