A 6-bit 1 GS/s DAC using an area efficient switching scheme for gradient-error tolerance

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents a 6-bit current-steering DAC fabricated in 65nm digital CMOS process. In order to compensate for the systematic errors on the current sources, a novel switching scheme is proposed which can theoretically cancel out linear and quadratic gradient errors. Its implementation only requires reasonable number of current sources without increasing in the design complexity. The measured DNL and INL are 0.012LSB and 0.023LSB respectively. At the sampling rate of 1GS/s, 5.9bit ENOB and 51.4dB SFDR at Nyquist frequency are achieved.

著者

• Wang Hui

  Shanghai Electro-mechanical Engineering Institute

• Wang Tao

  Shanghai Research Institute of Microelectronics (SHRIME), Peking University

• Yao Yufeng

  Shanghai Research Institute of Microelectronics (SHRIME), Peking University

• Wang Haonan

  Shanghai Research Institute of Microelectronics (SHRIME), Peking University

• Cheng Yuhua

  Shanghai Research Institute of Microelectronics (SHRIME), Peking University

関連論文

• A Novel Approach to the 2D Differential Geometric Guidance Problem
• A 6-bit 1 GS/s DAC using an area efficient switching scheme for gradient-error tolerance
• Erratum: Improved Key Recovery Attack on the BEAN Stream Cipher [IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E96.A (2013) , No. 6 pp.1437-1444]
• Improved Key Recovery Attack on the BEAN Stream Cipher

スポンサーリンク