A 1-V TSPC Dual Modulus Prescaler with Speed Scalability Using Forward Body Biasing in 0.18µm CMOS

スポンサーリンク

概要

• 論文の詳細を見る

• The operating speed scalability is demonstrated by using the forward body biasing method for a 1-V 0.18-µm CMOS true single-phase clocking (TSPC) dual-modulus prescaler. With the forward body bias voltage varying between 0 and 0.4V, the maximum operating speed changes by about 40-50% and the maximum input sensitivity frequency changes by about 400%. This speed scalability is achieved with less than 0.5-dB phase noise degradation. This demonstration indicates that the forward body biasing method is instrumental to build a cost-saving power-efficient 1-V 0.18-µm CMOS radio for low-power WBAN and WSN applications.

著者

• Shin Hyunchol

  Kwangwoon University

関連論文

• An Output VSWR Protection Circuit Using Collector/Emitter Avalanche Breakdown for SiGe HBT Power Amplifiers(Microwaves, Millimeter-Waves)
• A 1-V TSPC Dual Modulus Prescaler with Speed Scalability Using Forward Body Biasing in 0.18µm CMOS

スポンサーリンク