Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- An Object-Oriented Design of Electromagnetic Wave Simulator for Multi Schemes
- シミュレーション言語MODELSを用いた送電線故障点標定装置の設計
- 都市の水循環と透水性舗装 (特集 舗装と水)
- 渇水時の水源としての地下水利用について (特集:恒常化する渇水にどう対応する-下-)
- 固体粒子の水力輸送におけるパイプの摩耗(最近の海外技術)