Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 超高速GaAs論理集積回路(海外研究動向)
- 174. Consideration of the Mechanism of the Vertebrobasilar Insufficiency in Whiplash Injury
- PVMを用いた人工生命Tierraの並列処理メカニズム
- 自己複製プログラムと協調した探索プログラムの改良:第2報領域探索プログラムの自律的発展
- 多重プログラム型人工生命Tierraの進化メカニズムに関する研究