Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 刑事・組織犯罪対策・鑑識 (昇任試験問題) -- (Basic 論文)
- 刑事・組織犯罪対策・鑑識 (昇任試験問題) -- (Basic SA)
- 事例で学ぶ実務書類作成 交通 薬物乱用による運転行為の禁止違反と薬物用鑑識カードの作成
- No.1鑑識医が見た「津波死体の地獄図」
- 研究会"狂想曲" (施設マネジメントの再構築--ストック活用と計画見直しで"攻める"!) -- (事例に学ぶ自治体FM・PRE戦略)