Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- ボ-リング図の読み方-6-地裂け砂湧き出ずる地盤(砂地盤の液状化)
- 昆蟲分布の推計法(第 10 回大會講演要旨 II)
- 「トワダカハゲラ」の地理的分布(第 10 回大會號)
- 動態曲線の解析 (RI診断学の進歩 RIによる循環動態検査と情報処理(特集)) -- (データ処理の応用)
- 簡易形高安定, 高感度リアクタンス計による回転体の面ぶれ測定