Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 巻頭インタビュ- 課長は有能な"知のプロデュ-サ-"たれ! (特集 課長が変わる)
- 座談会『知』の創造が日本企業を活性化する
- VA菌根菌による作物のリン酸吸収と生育の改善 (環境保全型農業とVA菌根菌の可能性)
- 帝王切開術の適応と術後の経過 (ナーシングプロセス 帝王切開術を受けた褥婦の看護)
- 目で見る帝王切開 (ナーシングプロセス 帝王切開術を受けた褥婦の看護)