Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- Corynoplastis japonica gen. et sp. nov. and Dixoniellales ord. nov. (Rhodellophyceae, Rhodophyta) based on morphological and molecular evidence
- クローズアップ人interview 古阪秀三氏(京都大学助教授・日本CM協会会長)
- 構造改善事業に期待すること
- リレ-エッセイ-4-問題とは何か
- 第9回建設業青年経営者会議開催される--座談会・わが社の売り物をいかに創ったか