Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 新型Be-1の紹介
- 高感度電子ビ-ムレジスト
- ワサビの実生育苗に関する研究-3-培養液濃度が実生苗の生育に及ぼす影響について
- 入力波の位相が弾塑性応答に及ぼす影響に関する基礎的研究(構造)(学位論文要旨)
- 微小電極用小形増幅器