Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 高速道路の自動車走行の並列シミュレーションに向けて
- 高速道路の自動車走行の並列シミュレ-ションに向けて
- IPAC'10会議報告--速報
- 会議報告 第11回European Particle Accelerator Conference報告
- 三重県農業研究所