Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 27a-ZF-5 APW基底によるCar-Parrinello法
- 27p-C-9 計算物理からの展望 : ZnSe中の不純物移動の理論
- 第1原理分子動力学法による不純物,格子欠陥の研究 (計算機による材料設計)
- 25p-A-4 A1の欠陥エネルギー II
- 3p-C-5 Car-Parrinello法-パルク中の欠陥-