Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- Syntheses and Physical Properties of Several Octiphenyls Containing Mixed Linkages
- Syntheses and Physical Properties of Several Octiphenyls and a Septiphenyl
- Pschorr 反応によるo, o'-メチレン架橋ビフェニル類の合成
- YEWCATシリ-ズ--コンパクトディスクテストシステム
- Syntheses and Physical Properties of Several symmetrical Sexiphenyls