Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- High-Performance Liquid Chromatography of Fullerence (C_) in Plasma Using Ultraviolet and Mass Spectrometric Detection
- Determination of D-Amino Acids in Serum from Patients with Renal Dysfunction
- 実践--これであなたもカンセナー 感染対策問題集(2)初級編(1)これだけは知っておきたい感染対策の常識(2)
- 実践・感染対策問題集 初級編(1)これだけは知っておきたい感染対策の常識(1)
- 標識試薬