Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- ミニマム創・内視鏡下根治的腎摘除 : 高齢患者の成績
- 前立腺癌検出予測因子としてのPSA下降幅の検討
- Rho traget, Citronは視床のグルタミン酸性シナプスでPSD-95と結合する
- 血小板凝集に伴うRho標的蛋白質p160ROCKとPKNの細胞内局在の変化
- Rho標的分子p160ROCKセリン/スレオニンキナーゼのRho結合領域の同定