Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- Electron microscopic stereology of capillary endothelial cells and cardiomyocytes in artificially arrested canine hearts
- コミュニケーションeye 経費節減から生産性のアップへ導入目的がシフトしてきたテレビ会議システム
- 腎結石の体外衝撃波破砕効果の予測に関する検討
- 根治手術14年後に局所再発をきたした内分泌非活性副腎皮質癌の1例
- 長期透析患者にみられた両側腎癌の1例