Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 薄膜潤滑下におけるポリマー添加油膜のせん断挙
- 水中微粒子をその場で検出する計測システムの小形化とその応用
- Numerical Values of Bernoulli Convolution
- 新たなUHF帯RFIDタグによる病棟内患者認証の可能性評価について
- ホログラフィックフーリエ格子の回折特性-ある一つの厳密解について-