Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- A Case of Spontaneous Colo-umbilical Fistula in Colon Carcinoma
- 境界要素法による3次元拡散解析
- PET/CT today : System and its impact on cancer diagnosis
- 操舵に対する自動車の周波数応答
- Purification and characterization of an endo-1,3-β-glucanase from Arthrobacter sp.