Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 5p-H-10 Σ計画-CO_2レーザービート波による電子ビームの加速II
- 英語イントネーションを通した意図の認識 : 日本人英語学習者による認識調査から
- 臨床経険 Candesartanの尿中8-isoprostane排泄に及ぼす効果の検討--慢性腎疾患患者3例での検討
- 症例 原因不明の横紋筋融解症による急性腎不全の1例
- Effects of dividing frequency in filtering for dichotic presentation to reduce masking to a consonant by the preceding vowel