Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 横浜市金沢下水処理場におけるPC卵形消化槽の設計について-1-
- 櫃石島高架橋の設計について
- 水平バネ支承を有する不等径間T型ラ-メン橋の動的特性--関越自動車道薄根川橋振動試験報告
- 車両エレクトロニクスの最近の動向 (エレクトロニクス小特集)
- いすず810の燃費 (〔いすず〕810)