Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- Constitutional and Administrative Law
- Effects of Feeding Manners on the Gastrointestinal Transit of Granules in Dogs
- Quality Evaluation of Welded Joints for Structural Steels with the Ultrasonic Detection of Lack of Penetration and Fatigue Test
- ITO(スズ添加酸化インジウム)薄膜を用いた高感度オゾンセンサの実用化
- 乾電池電源型半導体ガスセンサの開発