Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 近接場光学顕微鏡の発展と新たな可能性
- 24aY-13 温度可変の原始分子解能 AFM
- 24aY-12 広温度範囲のSPM : 極低温領域(LT)
- 28p-YR-6 極低温SPMでの最新成果
- 65. 糖尿病を合併した血液透析患者における血清osteoprotegerin濃度と骨密度の関連性(学位論文内容の要旨および審査の結果の要旨 第44集)