Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- ガンバレ!「ちいさなまちの雑誌」たち--最新タウン誌情報
- 生き延びるか,米国の日系新聞
- 三〇〇万人の大学-120-高崎経済大学--商業都市に育つ地域主義の情熱
- グル-プ化進むタウン誌
- 地域社会マトに硬派で挑戦--アメリカのミニコミの現状