Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- Mechanical ileus in a pregnant woman at term pregnancy accompanied by labor pains
- Severe leg compartment syndrome associated with dorsal lithotomy position during radical hysterectomy
- Precedence of the shift of body-fat distribution over the change in body composition after menopause
- Difference in the relative contribution of lean and fat mass components to bone mineral density with generation
- Discordance in the decline in regional lean and bone mass with advancing age