Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 237. 古地磁気からみた東アジア大陸に於ける付加テクトニクス
- 236. フォッサマグナ東方における超丹波帯相当層の発見
- 酸性尿酸アンモニウム結石の検討
- 234. 片品帯, 戸倉オフィオライトの岩石構成と岩石化学 : N-MORBから島孤ソレアイトへ
- 231 瀬棚層化石床中の針状アラゴナイトとその置換殻