Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 日本から世界に向けて発信したファジィ実用化技術(後編)
- 日本から世界に向けて発信したファジィ実用化技術(前編)
- 国際ファジィシステム学会(IFSA)からのメッセージ
- Sensitivity Analysis of Differentiation of the Choquet Integral as an Aggregation Function in data-mining
- 海外からの寺野寿郎先生追悼文集