Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 113S03 体育の授業における生徒の心理的ストレスの分析 : 授業場面におけるストレスフルイベントの因子構造(11.体育科教育学,一般研究発表)
- Numerical Tests for Usefulness of Power-Law Formalism Method in Parameter Optimization Problem of Immobilized Enzyme Reaction
- 1132306 水泳に対する自己概念の因子構造とその特質
- NUMERICAL SOLUTION OF TWO-POINT BOUNDARY VALUE PROBLEM BY COMBINED TAYLOR SERIES METHOD WITH A TECHNIQUE FOR RAPIDLY SELECTING SUITABLE STEP SIZES
- 113W02 体育の学習における自己評価に関する研究 : 障害走に対する自己概念の変容を通して