Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- Sex differences in androgen and estrogen receptor expression in rat substantia nigra during development : an immunohistochemical study
- Relationship of serum sex-steroid hormones and prostate volume in African American men
- Production and secretion of a biologically active Closterium sex pheromone by Saccharomyces cerevisiae
- The natural history of sex-linked recessive dystonia parkinsonism of Panay, Philippines (XDP)
- Hepatic adenomas : analysis of sex steroid receptor status and the Wnt signaling pathway