Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- PNFアプローチ(テクニカルセミナー(6),評価の再考,第43回日本理学療法士協会全国学術研修大会)
- 1234 呼吸筋トレーニング法の提案(内部障害系理学療法,一般演題(ポスター発表演題),第43回日本理学療法学術大会)
- 高齢者・低体力者対象運動プログラム実施報告(2)膝痛改善運動プログラム実施者の状態不安と運動後の感覚に焦点をあてて
- The effects of PNF training on the facial profile
- III-2. バイオ燃料と微生物ゲノム情報