Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- NATO議会会議(NATO PA)と「大西洋共同体」
- 日米防衛協力における3つの転機--1978年ガイドラインから「日米同盟の変革」までの道程
- 在欧米軍の現状と再編の動向
- 米軍の変革とグローバル・ポスチャー・レヴュー(在外米軍の再編)
- 沖縄米軍基地の返還--SACO合意の実施状況を中心に