Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 造粒技術における液滴の重要な役割
- 円錐流動層造粒における凝集と分散の遷移挙動に対するボルテックスオリフィス空気分散器の制御性能
- アスファルトマイクロカプセルの特性とその応用
- 各種アスファルトの表面張力とその構成成分との関係
- 粉体の形態制御における造粒技術