Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 13003 教育としてのまちづくり
- X線バックグランド法による非晶質シリカとFe_2O_3の定量
- Manganese and Silicon Distribution between Slag and Metal in Silicomanganese Production
- Real-Time CAC for ATM Multiple Service Categories Using Allan Variance
- A Proposal of Dual Zipfian Model for Describing HTTP Access Trends and Its Application to Address Cache Design