Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- ICAを用いた高精度周波数解析 (音声)
- ICAを用いた高精度周波数解析 (信号処理)
- 音響伝達特性の識別に基づく話者の頭部回転方向の推定 (応用音響)
- 中国語音節カタカナ表記ガイドラインについて (現代中国語のカタカナ発音表記をめぐって)
- 重要論文を解説する