Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 上下動揺時の二相流動特性の測定 : 上下動揺実験装置による実験結果
- PS32 一方向配向CNF/Epoxy複合材料の伝導特性および機械的特性の評価(ポスターセッション)
- A study of Isolated Operation and Stability Control of a Microgrid System Supplying Different Power Quality Loads
- Sb_2O_3を添加したZnOセラミックスの双晶(2)(材料加工部,所外発表論文等概要)
- Sb_2O_3を添加したZnOセラミックスの双晶(1)(材料加工部,所外発表論文等概要)