Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 放射性同位元素を用いた年代測定
- ^Cによる年代の測定
- Tables Useful for the Calculation of the Molecular Integrals IV
- Tables Useful for the Calculation of the Molecular Integrals III
- Tables Useful for the Calculation of the Molecular Integrals II