Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 線型計画法による造林投資計画と技術選択
- 望む色で強く光る発光材料
- 105 木材価格の長期動態にかんする若干の考察(第78回日本林学会大会)
- 近十年来中国《格斯爾》研究簡介
- 107 林業生産所得の推計(1879-1963)(第77回日本林学会大会講演要旨)