Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- Deterministic Optimization of Irrigation Water Allocation in a Low-lying Paddy Area with Creek Networks
- Evaluation of Reused Water Effect on Irrigation Water Quality of Low-lying Paddy Area
- Application of Complex Tank Model for Evaluating Performance of Water Operation in a Reused Water Irrigation System
- Water Requirement Analysis of Paddy Field Irrigation System in Diversified Land Use Area
- 投稿スペース チームで取り組むインスリン事故防止活動