Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- ステンレス鋼冷間圧延の摩擦係数と圧延鋼板表面特性に及ぼす圧延潤滑油粘度とロール研磨方法の影響
- 沖縄における大気腐食に及ぼす台風の影響
- 硫化したSTBA21鋼の水蒸気酸化および大気酸化挙動の調査
- 地層処分模擬環境中での炭素鋼の電気化学的性質と腐食特性
- Estimation of steel corrosion by salt attack in concrete