Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- S2-7.極・超低出生体重児の消化管穿孔例の検討(シンポジウム2「消化管穿孔 病型・術式と予後(2)」,低出生体重児の外科,第27回日本小児外科学会秋季シンポジウム)
- ジョン万次郎の末裔
- 〈論考〉楽府文学における王維の「老将行」の位置付けについて
- ポリピル(polypill)(用語解説)
- マル新感覚 鉄板焼きの店東西30--「フレンチ」「イタリアン」「韓国料理」と融合!