Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- Language laboratoryの利用実態と管理運用についての調査研究
- 英語音調分析の基本問題
- 聴取力に関する実証研究
- 英語の文強勢
- Remarques sur la publication des Passions de l'âme de Descartes : à la recherche du véritable du philosophe