Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- very-Low-Temperature Silicon Epitaxy by Plasma-CVD Using SiH_4-PH_3-H_2 Reactants for Bipolar Devices : Condensed Matter
- 日中比較からみた日本のエネルギー・環境技術 : 地球温暖化防止への貢献(テーマ : 外国からの社会人・留学生がみた日本の産業と工学教育)
- Minimally invasive TLIF (MIS-TLIF) via a unilateral approach
- 家蚕のウイルス性軟化病における赤血球凝集反応について
- バンカー条約の発効に際して