Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 書評 岩井淳・指昭博編『イギリス史の新潮流・修正主義の近世史』
- ライフスタイル(地球環境問題と建築との関わり/2)
- 超超高層都市の是非 : 建築設備・環境工学面から(建築における"超"技術)
- 海外における建設活動と規格 (国際規格と建築)
- Development of a Low Solution Resistance Type Solution Flow Droplet Cell and Investigation of Its Electrochemical Performance