Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 実践!ITマネジメント 米国企業のCRM活用が新段階に
- 39 リモネンおよびその関連化合物からCis-3,4-二置換5員環ケトンへの立体特異的変換
- 睡眠時無呼吸症候群の診断基準と重症度判定における問題点
- Trapping and Measuring Radioiodine (Iodine-129) in Cartridge Filters
- 中期白亜紀の汽水生貝類群の古生態:御所浦層群における貝類群集の種組成と多様度