Noise margin and short-circuit current in FGMOS logics
スポンサーリンク
概要
- 論文の詳細を見る
Even when floating-gate logics are very-low-voltage circuits, as power supply is reduced, large fan-in FGMOS gates are prone to fail. Thus, determining the negative impact of noise margin and short-circuit current in this type of circuits is crucial to achieve optimal operation for a particular application. For this reason, a systematic and reliable technique for obtaining the correlation between fan-in and supply voltage, simultaneously considering noise margin and short-circuit current, is proposed.
論文 | ランダム
- 中型輸送機(C-1)の全機疲労試験-2-中型輸送機
- Preparation and Characterization of High Tc Superconductor Thin Films to Study Carrier-Concentration-Driven Superconductor-Insulator Transitions
- 27aPS-30 置換したBi2212単結晶における不均一性と輸送特性との関係(27aPS 領域8ポスターセッション(低温),領域8(強相関系:高温超伝導,強相関f電子系など))
- 胸腰椎破裂骨折に対する後方固定術の手術成績 : 除圧群VS非除圧群
- 脊椎疾患の髄液中サイトカイン濃度の検討─第1報─