A low-power/high-resolution dual-mode analog-to-digital converter for wireless sensor applications

スポンサーリンク

概要

• 論文の詳細を見る

• A successive approximation register (SAR) analog-to-digital converter (ADC) with an integrating resolution booster (IRB) is proposed and experimentally verified to provide the capability of dual-mode operation, that is, low-power and high-resolution modes. This dual-mode architecture corresponds to a kind of hybrid ADC architecture, combining a low-power SAR ADC and a high-resolution integrating-type ADC together. A prototype ADC design is fabricated in a 0.18µm CMOS process, and its dual-mode operation is experimentally verified. The total power consumption in the low-power mode was only 8µW with the resolution of 6bits, and the high-resolution mode achieved an additional resolution of 4bits by activating the IRB, consuming the instant power of 380µW.

著者

• Cho Chang-Hyuk

  Samsung RFIC Design Center

• Chae Kwan-Yeob

  Georgia Institute of Technology

• Kim Jae

  Ulsan National Institute of Science and Technology

• Byun Sangjin

  Dongguk University-Seoul

関連論文

• A low-power/high-resolution dual-mode analog-to-digital converter for wireless sensor applications

スポンサーリンク