Delay Testing: Improving Test Quality and Avoiding Over-testing
スポンサーリンク
概要
- 論文の詳細を見る
Delay testing is one of key processes in production test to ensure high quality and high reliability for logic circuits. Test escape missing defective chips can be reduced by introducing delay testing. On the other hand, we need to concern yield loss caused by delay testing, i.e., over-testing. Many methods and techniques have been developed to solve problems on delay testing. In this paper, we introduce fundamental techniques of delay testing and survey recent problems and solutions. Especially we focus on techniques to enhance test quality, to avoid over-testing, and to make test design efficient by treating circuits described at register transfer level.
論文 | ランダム
- 23a-A-6 中性子共鳴レベルのSuperfine Structure(SFS)間のRelative Shiftと複合系のシンメトリー
- 6a-F-5 ^Thと^U中性子共鳴の位置相関とパリティーの破れ
- Screening of Tissue Cultures and Thalli of Lichens and Some of Their Active Constituents for Inhibition of Tumor Promoter-Induced Epstein-Barr Virus Activation
- パ-ティクルガンによる植物細胞の形質転換
- 1Aa08 電気融合によるニコチアナ属体細胞雑種植物の核およびオルガネラDNAの解析