An Energy Efficiency 4-bit Multiplier with Two-Phase Non-overlap Clock Driven Charge Recovery Logic
スポンサーリンク
概要
- 論文の詳細を見る
A novel charge-recovery logic structure called Pulse Boost Logic (PBL) is proposed in this paper. PBL is a high-speed low-energy-dissipation charge-recovery logic with dual-rail evaluation tree structure. It is driven by 2-phase non-overlap clock, and requires no DC power supply. PBL belongs to boost logic family, which includes boost logic, enhanced boost logic and subthreshold boost logic. In this paper, PBL has been compared with other charge-recovery logic technologies. To demonstrate the performance of PBL structure, a 4-bit pipeline multiplier is designed and fabricated with 0.18µm CMOS process technology. The simulation results indicate that the 4-bit multiplier can work at a frequency of 1.8GHz, while the measurement of test chip is at operation frequency of 161MHz, and the power dissipation at 161MHz is 772µW.
論文 | ランダム
- ウェビナーを活用したデータベース利用者教育(ラーニングコモンズと利用者サポート)
- Efficacy and Safety of Fasudil in Patients With Subarachnoid Hemorrhage : Final Results of a Randomized Trial of Fasudil Versus Nimodipine
- VISUALIZATION OF INFORMATION IN A PC TIME MANAGEMENT TOOL FOR UNIVERSITY STUDENTS : As a Case of Communication Design Studies
- 背負子の形に対する力学的解釈の試み : 民具の形に見る力学性
- 専攻科修了から学士までの道程(化学教育に関する議論,論説,提言)