An Energy Efficiency 4-bit Multiplier with Two-Phase Non-overlap Clock Driven Charge Recovery Logic
スポンサーリンク
概要
- 論文の詳細を見る
A novel charge-recovery logic structure called Pulse Boost Logic (PBL) is proposed in this paper. PBL is a high-speed low-energy-dissipation charge-recovery logic with dual-rail evaluation tree structure. It is driven by 2-phase non-overlap clock, and requires no DC power supply. PBL belongs to boost logic family, which includes boost logic, enhanced boost logic and subthreshold boost logic. In this paper, PBL has been compared with other charge-recovery logic technologies. To demonstrate the performance of PBL structure, a 4-bit pipeline multiplier is designed and fabricated with 0.18µm CMOS process technology. The simulation results indicate that the 4-bit multiplier can work at a frequency of 1.8GHz, while the measurement of test chip is at operation frequency of 161MHz, and the power dissipation at 161MHz is 772µW.
論文 | ランダム
- 上質塩製法に関する試験
- 健康成人の血中血色素濃度,血球容積,平均血球内血色素濃度及び平均血球容積の正常値に関する研究-1・2-
- アオバセセリ成虫の山頂占有行動について
- 6. ホシミスジ雄の配偶戦略(日本鱗翅学会第37回大会一般講演要旨)
- 二次遷移に伴うチャマダラセセリ個体数の減少