An Energy Efficiency 4-bit Multiplier with Two-Phase Non-overlap Clock Driven Charge Recovery Logic
スポンサーリンク
概要
- 論文の詳細を見る
A novel charge-recovery logic structure called Pulse Boost Logic (PBL) is proposed in this paper. PBL is a high-speed low-energy-dissipation charge-recovery logic with dual-rail evaluation tree structure. It is driven by 2-phase non-overlap clock, and requires no DC power supply. PBL belongs to boost logic family, which includes boost logic, enhanced boost logic and subthreshold boost logic. In this paper, PBL has been compared with other charge-recovery logic technologies. To demonstrate the performance of PBL structure, a 4-bit pipeline multiplier is designed and fabricated with 0.18µm CMOS process technology. The simulation results indicate that the 4-bit multiplier can work at a frequency of 1.8GHz, while the measurement of test chip is at operation frequency of 161MHz, and the power dissipation at 161MHz is 772µW.
論文 | ランダム
- F_2レーザアブレーションによる紫外透過性ポリマを用いたマイクロチップ電気泳動デバイスの作製
- サブ10fs, 2カラーパルスを用いた高次高調波発生
- 極超短パルスレーザーを用いた軟X線発生とその応用 (特集:極超短パルスが開く新しい世界)
- レーザー生成プラズマ支援アブレーション(LIPAA)による透明材料の微細加工及びメカニズム研究
- シリコン原子の精密原子分光