Short Term Cell-Flipping Technique for Mitigating SNM Degradation Due to NBTI
スポンサーリンク
概要
- 論文の詳細を見る
Negative Bias Temperature Instability (NBTI) is one of the major reliability problems in advanced technologies. NBTI causes threshold voltage shift in a PMOS transistor. When the PMOS transistor is biased to negative voltage, threshold voltage shifts to negatively. On the other hand, the threshold voltage recovers if the PMOS transistor is positively biased. In an SRAM cell, due to NBTI, threshold voltage degrades in the load PMOS transistors. The degradation has the impact on Static Noise Margin (SNM), which is a measure of read stability of a 6-T SRAM cell. In this paper, we discuss the relationship between NBTI degradation in an SRAM cell and the dynamic stress and recovery condition. There are two important characteristics. One is a stress probability, which is defined as the rate that the PMOS transistor is negatively biased. The other is a stress and recovery cycle, which is defined as the switching interval of an SRAM value. In our observations, in order to mitigate the NBTI degradation, the stress probability should be small and the stress and recovery cycle should be shorter than 10msec. Based on the observations, we propose a novel cell-flipping technique, which makes the stress probability close to 50%. In addition, we show results of the case studies, which apply the cell-flipping technique to register file and cache memories.
論文 | ランダム
- 258 溶接閉鎖型の高強度せん断補強筋を用いたRC部材のせん断破壊性状 その1(建築構造)
- 高強度材料を用いたRC部材の終局せん断耐力
- 23122 高強度材料を用いたRC部材の終局せん断耐力 : その2(柱(8),構造IV)
- MP-098 泌尿器科内視鏡における滅菌・消毒に関する考察(一般演題ポスター,第94回日本泌尿器科学会総会)
- 23121 高強度材料を用いたRC部材の終局せん断耐力 : その1(柱(8),構造IV)