472MHz throughput asynchronous FIFO design on a Virtex-5 FPGA device
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we design and analyze an asynchronous pipelined FIFO called a micropipeline with the awareness of “place & route” (P&R) on an FPGA device. We use a commercially available 65nm Virtex-5 devices and design a high-speed implementation of the asynchronous four-phase micropipeline with considering its layout on the device. The layout of our design is modified manually to meet timing constraints and to accelerate the speed of circuits. The asynchronous FIFO implemented on the Virtex-5 device shows 452MHz throughput and 648ps per-stage latency at the simulation under the worst case operating condition and around 472MHz throughput is observed at the actual measurement on a real working chip at room temperature.
論文 | ランダム
- 新機能性材料の主役たち(VOL.51)可視光重合型接着剤「クリアルーチェMA21」
- 光学用接着剤の技術 (特集 接着剤の技術開発)
- 技術トピックス 光学樹脂用可視光硬化型接着剤
- 光学用光硬化型接着剤の技術開発 (特集 接着剤の最新技術)
- 放射線性下顎骨壊死症例の検討