Noise Analysis and Design of Low-Noise Bias-Offset MOS Transconductor
スポンサーリンク
概要
- 論文の詳細を見る
High integration and low power operation of integrated circuits make noise sensitivity high. Therefore, it is important to reduce noise of circuits. A bias-offset transconductor is known as a linear transconductor. It is expected that noise sensitivity of the transconductor becomes higher due to improvement of linearity and reduction of power dissipation. This paper proposes a design method to reduce noise considering high linearity, reduction of power dissipation and small circuit size.
論文 | ランダム
- Improved Preparation of an Amino Acid Type Poly(Ethylene Glycol) Derivative
- A New N-Protecting Group, 2-[Phenyl(methyl)sulfonio]ethyloxycarbonyl Tetrafluoroborate, and Its Application to Solid Phase Peptide Synthesis in Water
- Acylation of Hydrazides with Acetic Acid and Formic Acid
- 教育賞受賞 濱 堯夫氏の業績
- A Bivalent Poly (ethylene glycol) Hybrid Containing an Active Site (RGD) and a Synergistic Site of Fibronectin