VLSI Implementation of a Scalable Pipeline MMSE MIMO Detector for a 4×4 MIMO-OFDM Receiver
スポンサーリンク
概要
- 論文の詳細を見る
MIMO-OFDM performs signal detection on a subcarrier basis which requires high speed computation in MIMO detection due to its large computational cost. Conventional designs in a MIMO detector increase processing time in proportion to the number of subcarriers and have difficulty in real-time processing for large numbers of subcarriers. A complete pipeline MMSE MIMO detector presented in our previous work can provide high speed computation. However, it tends to be excessive in a circuit scale for small numbers of subcarriers. We propose a new scalable architecture to reduce circuit scale by adjusting the number of iterative operations according to various types of OFDM system. The proposed detector has reduced circuit area to about 1/2 to 1/7 in the previous design with providing acceptable latency time.
著者
-
YOSHIZAWA Shingo
Graduate School of Information Science and Technology, Hokkaido University
-
IKEUCHI Hirokazu
Graduate School of Information Science and Technology, Hokkaido University
-
MIYANAGA Yoshikazu
Graduate School of Information Science and Technology, Hokkaido University
関連論文
- VLSI Implementation of a Scalable Pipeline MMSE MIMO Detector for a 4×4 MIMO-OFDM Receiver
- A-20-12 Data Frame Format for OFDM System with Variable FFT Point of Data
- Robust Speech Spectra Restoration against Unspecific Noise Conditions for Pitch Detection
- A-20-9 A Study of Phase and Distance Histogram Compensation for OFDM Blind Modulation Detection in Adaptive OFDM Communication
- Performance evaluation of quasi-cyclic LDPC codes for IEEE802.11n based MIMO-OFDM systems (スマートインフォメディアシステム)
- Tunable Wordlength Architecture for a Low Power Wireless OFDM Demodulator(VLSI Design Technology and CAD)
- VLSI Implementation of a Complete Pipeline MMSE Detector for a 4 × 4 MIMO-OFDM Receiver
- VLSI Implementation of a Scalable Pipeline MMSE MIMO Detector for a 4 x 4 MIMO-OFDM Receiver
- A Dynamically Reconfigurable FPGA-Based Pattern Matching Hardware for Subclasses of Regular Expressions