A Bandwidth Optimized, 64 Cycles/MB Joint Parameter Decoder Architecture for Ultra High Definition H.264/AVC Applications
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, VLSI architecture of a joint parameter decoder is proposed to realize the calculation of motion vector (MV), intra prediction mode (IPM) and boundary strength (BS) for ultra high definition H.264/AVC applications. For this architecture, a 64-cycle-per-MB pipeline with simplified control modes is designed to increase system throughput and reduce hardware cost. Moreover, in order to save memory bandwidth, the data which includes the motion information for the co-located picture and the last decoded line, is pre-processed before being stored to DRAM. A partition based storage format is applied to condense the MB level data, while variable length coding based compression method is utilized to reduce the data size in each partition. Experimental results show our design is capable of real-time 3840×2160@60fps decoding at less than 133MHz, with 37.2k logic gates. Meanwhile, by applying the proposed scheme, 85-98% bandwidth saving is achieved, compared with storing the original information for every 4×4 block to DRAM.
論文 | ランダム
- 乗り物酔いの評価に関する研究の現状と課題 (特集 人間科学)
- (22) タケ赤団子病菌の抗細菌性新規ペリレンキノン (関西部会講演要旨)
- 高周波振動が乗り心地に及ぼす影響に関する基礎的検討 (特集 浮上式鉄道技術とその応用)
- 車内快適性シミュレータの開発と活用法 (特集 人間科学)
- 建築集 イクス・アーク都市設計(東京都新宿区)