A Bandwidth Optimized, 64 Cycles/MB Joint Parameter Decoder Architecture for Ultra High Definition H.264/AVC Applications
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, VLSI architecture of a joint parameter decoder is proposed to realize the calculation of motion vector (MV), intra prediction mode (IPM) and boundary strength (BS) for ultra high definition H.264/AVC applications. For this architecture, a 64-cycle-per-MB pipeline with simplified control modes is designed to increase system throughput and reduce hardware cost. Moreover, in order to save memory bandwidth, the data which includes the motion information for the co-located picture and the last decoded line, is pre-processed before being stored to DRAM. A partition based storage format is applied to condense the MB level data, while variable length coding based compression method is utilized to reduce the data size in each partition. Experimental results show our design is capable of real-time 3840×2160@60fps decoding at less than 133MHz, with 37.2k logic gates. Meanwhile, by applying the proposed scheme, 85-98% bandwidth saving is achieved, compared with storing the original information for every 4×4 block to DRAM.
論文 | ランダム
- 7159 都市の景観に関する研究 : 駅前広場の景観について:その35 2007年調査結果(品川-渋谷間)(都市景観,都市計画)
- 10) 左主幹部梗塞に対し血栓溶解療法と冠動脈バイパス術により血行再建し救命しえた一例
- 局所的な動き属性の立体相互相関特徴による行動認識(テーマ関連,顔・人物・ジェスチャ・行動)
- 局所的な動き属性の立体相互相関特徴による行動認識(テーマ関連,顔・人物・ジェスチャ・行動)
- 45nm世代SRAM向けHfSiOxを用いたしきい値電圧ばらつきの低減(低電圧/低消費電力技術,新デバイス・回路とその応用)