A 0.9-V 12-bit 40-MSPS Pipeline ADC for Wireless Receivers
スポンサーリンク
概要
- 論文の詳細を見る
A 0.9-V 12-bit 40-MSPS pipeline ADC with I/Q amplifier sharing technique is presented for wireless receivers. To achieve high linearity even at 0.9-V supply, the clock signals to sampling switches are boosted over 0.9V in conversion stages. The clock-boosting circuit for lifting these clocks is shared between I-ch ADC and Q-ch ADC, reducing the area penalty. Low supply voltage narrows the available output range of the operational amplifier. A pseudo-differential (PD) amplifier with two-gain-stage common-mode feedback (CMFB) is proposed in views of its wide output range and power efficiency. This ADC is fabricated in 90-nm CMOS technology. At 40MS/s, the measured SNDR is 59.3dB and the corresponding effective number of bits (ENOB) is 9.6. Until Nyquist frequency, the ENOB is kept over 9.3. The ADC dissipates 17.3mW/ch, whose performances are suitable for ADCs for mobile wireless systems such as WLAN/WiMAX.
論文 | ランダム
- 前1千年紀メソポタミアにおける呪術師 (ašipu) の代替儀礼
- 呪術師玉木正英と現人神
- 呪術師のいる(作品)
- 電子工学の音響呪術師エドガ-・ヴァレ-ズ--音の空間・マッス・プロジェクション・フォルムの可能性への冒険
- 〔「女呪術師(チュパド-ラ)」(黒田悦子訳)〕 (生きている民話-53-メキシコ〔オアハカ州〕ミヘ族)