A 0.9-V 12-bit 40-MSPS Pipeline ADC for Wireless Receivers
スポンサーリンク
概要
- 論文の詳細を見る
A 0.9-V 12-bit 40-MSPS pipeline ADC with I/Q amplifier sharing technique is presented for wireless receivers. To achieve high linearity even at 0.9-V supply, the clock signals to sampling switches are boosted over 0.9V in conversion stages. The clock-boosting circuit for lifting these clocks is shared between I-ch ADC and Q-ch ADC, reducing the area penalty. Low supply voltage narrows the available output range of the operational amplifier. A pseudo-differential (PD) amplifier with two-gain-stage common-mode feedback (CMFB) is proposed in views of its wide output range and power efficiency. This ADC is fabricated in 90-nm CMOS technology. At 40MS/s, the measured SNDR is 59.3dB and the corresponding effective number of bits (ENOB) is 9.6. Until Nyquist frequency, the ENOB is kept over 9.3. The ADC dissipates 17.3mW/ch, whose performances are suitable for ADCs for mobile wireless systems such as WLAN/WiMAX.
論文 | ランダム
- 簡易定位脳手術装置の考案
- 脳手術後療法
- 女性から見た六八年 (特集 世界史のなかの68年)
- サブシステンス・パースペクティブの可能性--女性・環境・反グローバリズム (特集 近代化の中の「ジェンダー」)
- 女性と国家--フェミニズムからみた国家 (特集 国家とは何か--国家の衰退が説かれる中で、あらためて根底から国家を問い直す!)