Analysis of Inductive Coupling and Design of Rectifier Circuit for Inter-Chip Wireless Power Link
スポンサーリンク
概要
- 論文の詳細を見る
A wireless power link utilizing inductive coupling is developed between stacked chips. In this paper, we discuss inductor layout optimization and rectifier circuit design. The inductive-coupling power link is analyzed using simple equivalent circuit models. On the basis of the analytic models, the inductor size is minimized for the given required power on the receiver chip. Two kinds of full-wave rectifiers are discussed and compared. Various low-power circuit design techniques for rectifiers are employed to decrease the substrate leakage current, reduce the possibility of latch-up, and improve the power transmission efficiency and the high-frequency performance of the rectifier block. Test chips are fabricated in a 0.18µm CMOS process. With a pair of 700 × 700µm2 on-chip inductors, the test chips achieve 10% peak efficiency and 36mW power transmission. Compared with the previous work the received power is 13 times larger for the same inductor size [7].
論文 | ランダム
- 平成二十年度[慶應義塾]大学卒業式 塾長式辞
- 巻頭対談 慶應義塾長・安西祐一郎氏vs.東京理科大学理事長・塚本桓世氏 教育が日本をひらく--グローバル世紀への提言
- 年頭の挨拶 独立自尊一五〇年の伝統を原点にオープンでグローバルな学塾を目指して
- 新春対談 グローバル化する社会と教育の使命
- トップインタビュー 今世紀 慶應義塾の更なる飛翔を目指して--その足跡と未来への先導--慶應義塾長 安西祐一郎