Analysis of Inductive Coupling and Design of Rectifier Circuit for Inter-Chip Wireless Power Link
スポンサーリンク
概要
- 論文の詳細を見る
A wireless power link utilizing inductive coupling is developed between stacked chips. In this paper, we discuss inductor layout optimization and rectifier circuit design. The inductive-coupling power link is analyzed using simple equivalent circuit models. On the basis of the analytic models, the inductor size is minimized for the given required power on the receiver chip. Two kinds of full-wave rectifiers are discussed and compared. Various low-power circuit design techniques for rectifiers are employed to decrease the substrate leakage current, reduce the possibility of latch-up, and improve the power transmission efficiency and the high-frequency performance of the rectifier block. Test chips are fabricated in a 0.18µm CMOS process. With a pair of 700 × 700µm2 on-chip inductors, the test chips achieve 10% peak efficiency and 36mW power transmission. Compared with the previous work the received power is 13 times larger for the same inductor size [7].
論文 | ランダム
- 21142 2003年十勝沖地震による釧路市に建つ免震病院の応答(免震:地震観測(2),構造II)
- 21132 2003年5月26日宮城県沖の地震における仙台MTビルの挙動 : その2.観測記録波を用いた地震応答解析(免震:地震観測(1),構造II)
- 21131 2003年5月26日宮城県沖の地震における仙台MTビルの挙動 : その1.地震観測結果(免震:地震観測(1),構造II)
- 21115 遊隙部材等価線形式による地震応答評価と連結部材最適化 : (その2)避震による地震応答低減効果(連結制振,構造II)
- 21097 制震ダンパーを付加した建物を対象とする静的非線形解析(設計・解析,構造II)