Finite Input-Memory Automaton Based Checker Synthesis of SystemVerilog Assertions for FPGA Prototyping
スポンサーリンク
概要
- 論文の詳細を見る
Checker synthesis for assertion based verification becomes popular because of the recent progress on the FPGA prototyping environment. In the paper, we propose a checker synthesis method based on the finite input-memory automaton suitable for embedded RAM modules in FPGA. There are more than 1Mbit memories in medium size FPGAs and such embedded memory cells have the capability to be used as the shift registers. The main idea is to construct a checker circuit using the finite input-memory automata and implement shift register chain by logic elements or embedded RAM modules. When using RAM module, the method does not consume any logic element for storing the value. Note that the shift register chain of input memory can be shared with different assertions and we can reduce the hardware resource significantly. We have checked the effectiveness of the proposed method using several assertions.
論文 | ランダム
- 異常気象をもたらす北極振動の解明とその予測(第3報)
- 日本の気候と極域循環 (総特集 地球温暖化--いま何が起こっているか)
- 414 Bacillus thuringiensisのアミノ酸要求性(一般講演)
- 薄層クロマトグラフィーによる脂肪族第1,第2,第3級アミンの分析
- 看護職による国際協力の還元に関する研究 : 青年海外協力隊帰国後, 再び国際協力に参加を希望する理由とその障害