A GIDL-Current Model for Advanced MOSFET Technologies without Binning
スポンサーリンク
概要
- 論文の詳細を見る
A GIDL (Gate Induced Drain Leakage) current model for advanced MOSFETs is proposed and implemented into HiSIM2, complete surface potential based MOSFET model. The model considers two tunneling mechanisms, the band-to-band tunneling and the trap assisted tunneling. Totally 7 model parameters are introduced. Simulation results of NFETs and PFETs reproduce measurements for any device size without binning of model parameters. The influence of the GIDL current is investigated with circuits, which are sensitive to the change of the stored charge due to the GIDL current.
- Information and Media Technologies 編集運営会議の論文
著者
-
SADACHIKA Norio
Hiroshima University
-
MIURA-MATTAUSCH Mitiko
Hiroshima University
-
INOUE Yasuaki
Waseda University
-
Navarro Dondee
Silvaco Japan Co. Ltd.
-
INAGAKI Ryosuke
Waseda University
関連論文
- Compact Double-Gate Metal-Oxide-Semiconductor Field Effect Transistor Model for Device/Circuit Optimization
- Degraded Frequency-Tuning Range and Oscillation Amplitude of LC-VCOs due to the Nonquasi-Static Effect in MOS Varactors
- Non-Quasi-Static Carrier Dynamics of MOSFETs under Low-Voltage Operation
- Determination of Interconnect Structural Parameters for Best-and Worst-Case Delays(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Formula-Based Method for Capacitance Extraction of Interconnects with Dummy Fills(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Second-Order Polynomial Expressions for On-Chip Interconnect Capacitance(Interconnect, VLSI Design and CAD Algorithms)
- An Effective Pseudo-transient Algorithm for Finding DC Operating Points of Nonlinear Circuits
- A New High-Speed Low-Voltage Charge Pump for PLL Applications
- A Practical Approach for Efficiently Extracting Interconnect Capacitances with Floating Dummy Fills(VLSI Design Technology and CAD)
- A Bulk-Current Model for Advanced MOSFET Technologies Without Binning : Substrate Current and Fowler-Nordheim Current
- A Gate-Current Model for Advanced MOSFET Technologies Implemented into HiSIM2
- A PN Junction-Current Model for Advanced MOSFET Technologies
- AS-2-1 A 45nm Stable Dynamic Standby Mode SRAM for Leakage Power Suppression
- Prediction of Circuit-Performance Variations from Technology Variations for Reliable 100nm SOC Circuit Design
- An Efficient Homotopy Method for Solving Nonlinear Circiuts
- Compact Modeling of Expansion Effects in LDMOS
- Compact Modeling of the p-i-n Diode Reverse Recovery Effect Valid for both Low and High Current-Density Conditions
- Laterally Diffused Metal Oxide Semiconductor Model for Device and Circuit Optimization
- A GIDL-Current Model for Advanced MOSFET Technologies without Binning
- Modeling of Trench-Gate Type HV-MOSFETs for Circuit Simulation
- Compact Modeling of the p-i-n Diode Reverse Recovery Effect Valid for both Low and High Current-Density Conditions
- Compact Modeling of Expansion Effects in LDMOS