A VLSI Design of a Tomlinson-Harashima Precoder for MU-MIMO Systems Using Arrayed Pipelined Processing
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a VLSI design of a Tomlinson-Harashima (TH) precoder for multi-user MIMO (MU-MIMO) systems. The TH precoder consists of LQ decomposition (LQD), interference cancellation (IC), and weight coefficient multiplication (WCM) units. The LQ decomposition unit is based on an application specific instruction-set processor (ASIP) architecture with floating-point arithmetic for high accuracy operations. In the IC and WCM units with fixed-point arithmetic, the proposed architecture uses an arrayed pipeline structure to shorten a circuit critical path delay. The implementation result shows that the proposed architecture reduces circuit area and power consumption by 11% and 15%, respectively.
- Institute of Electronics, Information and Communication Engineersの論文
Institute of Electronics, Information and Communication Engineers | 論文
- Proposal of a Desk-Side Supercomputer with Reconfigurable Data-Paths Using Rapid Single-Flux-Quantum Circuits
- Interacting Self-Timed Pipelines and Elementary Coupling Control Modules
- A Lexicon-Driven Handwritten City-Name Recognition Scheme for Indian Postal Automation
- A Dual Transformation Approach to Current-Mode Filter Synthesis
- Acoustic Feature Transformation Combining Average and Maximum Classification Error Minimization Criteria