Increasing static noise margin of single-bit-line SRAM by lowering bit-line voltage during reading
スポンサーリンク
概要
- 論文の詳細を見る
A 64-kb SRAM circuit with a single bit line (BL) for reading and with two BLs for writing was designed. Single-BL reading is achieved by using a left access transistor and a left shared reading port. We designed the cell layout and confirmed that there is no area penalty for producing two word lines in a memory cell. An analysis of butterfly plots clearly confirms that the single-BL SRAM has the larger static noise margin than the two-BL one. It is confirmed that the static noise margin in the single-BL SRAM is further increased when the BL is precharged to not VDD but to the lower value in the range of VDD/2 to 3VDD/4. In addition, a new sense amplifier circuit without reference voltage is proposed for single-BL reading. We also propose a divided word line architecture for writing to maintain the static noise margin for unwritten blocks. © 2011 IEEE.
論文 | ランダム
- リサイクル技術分科会 リサイクル技術分科会の最近の活動 (特集 協会を支える分科会活動)
- 環境エネルギー・流動化分科会 環境エネルギー・流動化分科会の活動状況 (特集 協会を支える分科会活動)
- 輸送分科会 輸送分科会の現状と今後の活動 (特集 協会を支える分科会活動)
- 粒子加工技術分科会 粒子加工技術分科会の現状と今後の活動 (特集 協会を支える分科会活動)
- 湿式プロセス分科会 湿式プロセス分科会の現状と今後の活動 (特集 協会を支える分科会活動)