Component development for a 16 Gb/s RSFQ-CMOS interface system
スポンサーリンク
概要
- 論文の詳細を見る
We have been developing an RSFQ-CMOS interface system The system consists of three modules: a 1 to 32 bit DDST demultiplexer which converts a 16 Gb/s SFQ data input into a 32-channel 500 Mb/s output, asynchronous stacked-SQUID amplifiers which amplify an SFQ data input into a 5 mV voltage level output, and 77 K CMOS amplifiers which amplify a 5 mV voltage level input into a 5 V output at 500 MHz, We have implemented the asynchronous stacked-SQUID amplifier and the 77 K CMOS amplifier using the HYPRES 1 kA/cm(2) Nb process and the ROHM 0.6 mum CMOS process, respectively, It was demonstrated that the 24-stage asynchronous stacked-SQUID amplifier amplifies an SFQ data input into a 2.0 mV voltage level at 600 MHz, The 77K CMOS amplifier was shown to amplify a 5 mV voltage level input into 5 V at 500 MHz from the simulation, and a 175 mV voltage input into 3.5 V at 90 MHz from the experiment.
- Institute of Electrical and Electronics Engineersの論文
Institute of Electrical and Electronics Engineers | 論文
- Ambipolar Coulomb Blockade Characteristics in a Two-Dimensional Si Multidot Device
- Achieving efficiency and portability in systems software: a case study on POSIX-compliant multithreaded programs
- Generalized Wigner-Yanase skew information and generalized Fisher information
- A generalized skew information and uncertainty relation
- Simultaneous Imaging of Artery-Wall Strain and Blood Flow by High Frame Rate Acquisition of RF Signals