A 1K-Gate GaAs Gate Array
スポンサーリンク
概要
- 論文の詳細を見る
1050-gate arrays have been successfully designed and fabricated. Chip size is 3.75×3.75 mm. A basic cell can be programmed as an E/D-type DCFL three-input NOR gate. Speed performance measured at 0.2-mW/gate power dissipation was as follows. Unloaded (fanout=1) propagation delay time was 100 ps/gate. Load dependence of the delay time was 65 ps/1 mm interconnection line, 27 ps/fanout, and 3.33 ps/crossover load. This leads to 350 ps/gate delay under the assumed loading condition of interconnection line length=3 mm and three fanouts. The gate array was applied to 6×6 bit parallel multiplier circuit. The 10.6 ns multiplication time was measured at 380 mW power consumption. The operation speed of the personalized circuit can be well described by the basic performance provided by ring oscillator measurement.
- Institute of Electrical and Electronics Engineers (IEEE)の論文
- 1984-10-00
Institute of Electrical and Electronics Engineers (IEEE) | 論文
- Analysis on Operation of a F-FET Memory With an Intermediate Electrode
- EXIT Chart-Aided Adaptive Coding for Multilevel BICM With Turbo Equalization in Frequency-Selective MIMO Channels
- Iterative Frequency Domain Joint-over-Antenna Detection in Multiuser MIMO
- An Analytical Method for MMSE MIMO Turbo Equalizer EXIT Chart Computation
- Multilevel-Coded QAM With MIMO Turbo-Equalization in Broadband Single-Carrier Signaling