Single-Cycle-Accessible Two-Level Caches and Compilation Technique for Energy Reducion

スポンサーリンク

概要

• 論文の詳細を見る

• A small L0-cache located between an MPU core and an L1-cache is widely used in embedded processors for reducing the energy consumption of memory subsystems. Since the L0-cache is small, if there is a hit, the energy consumption will be reduced. On the other hand, if there is a miss, at least one extra cycle is needed to access the L1-cache. This degrades the processor performance. Single-cycle-accessible Two-level Cache (STC) architecture proposed in this paper can resolve the problem in the conventional L0-cache based approach. Both a small L0 and a large L1 caches in our STC architecture can be accessed from an MPU core within a single cycle. A compilation technique for effectively utilizing the STC architecture is also presented in this paper. Experiments using several benchmark programs demonstrate that our approach reduces the energy consumption of memory subsystems by 64% in the best case and by 45% on an average without any performance degradation compared to the conventional L0-cache based approach.

• 一般社団法人情報処理学会の論文
• 2009-08-14

著者

• Tohru Ishihara

  Kyushu University

• Tohru Ishihara

  System LSI Research Center, Kyushu University

• Hiroto Yasuura

  Faculty of Information Science and Electric Engineering, Kyushu University

• Hiroto Yasuura

  Kyushu University

• Seiichiro Yamaguchi

  Kyushu University

• Yuriko Ishitobi

  Kyushu University

関連論文

• An Identifiable Yet Unlinkable Authentication System in Multi-service Environment
• An Identifiable Yet Unlinkable Authentication System in Multi-Service Environment
• An Energy Optimization Framework for Embedded Applications
• An Energy Optimization Framework for Embedded Applications
• An Optimization Technique for Low-Energy Embedded Memory Systems
• Single-Cycle-Accessible Two-Level Caches and Compilation Technique for Energy Reducion

スポンサーリンク