Redundant Design for Wallace Multiplier(Dependable Computing)
スポンサーリンク
概要
- 論文の詳細を見る
To increase the yield of data processing circuits such as adders and logic operation circuits, the bit-slice reconfiguration design has been proposed as an efficient redundant technology for defect-tolerance. Wallace multipliers are a well-known class of high-speed parallel multipliers. Unfortunately, the bit-slice reconfiguration design is not applicable to Wallace multipliers because Wallace multipliers do not have regular bit-slice structure. Therefore, redundant designs for Wallace multipliers have been regarded impossible. This paper proposes a redundant design for Wallace multipliers. In order to design redundant Wallace multipliers, first, 2n heterogeneous slices are considered in a non-redundant n×n Wallace multiplier. The proposed redundant Wallace multipliers contain reconfigurable slices which can play the role of both i-th and (i+1)-th slices. Since the i-th slice has a similar structure to the (i+1)-th slice, the reconfigurable slice is not much larger than the i-th slice. This paper also shows a repair procedure for the proposed design. This paper evaluates the proposed design from the viewpoint of the yield, area, effective yield and delay time. For example, the yield of a 32×32 Wallace multiplier increases from 0.30 to 0.41 by applying the proposed design while the area increases by a factor of 1.21.
- 一般社団法人電子情報通信学会の論文
- 2006-09-01
著者
-
Namba Kazuteru
Faculty Of Engineering Chiba University
-
Ito Hideo
Faculty Of Engineering Chiba University
関連論文
- X-Tolerant Test Data Compression for SOC with Enhanced Diagnosis Capability(Dependable Computing)
- A Learning Algorithm for Fault Tolerant Feedforward Neural Networks
- A Learning Algorithm for Fault Tolerant Feedforward Neural Networks (Special Issue on Fault-Tolerant Computing)
- Output Smoothing: A learning Algorithm for Fault Tolerant Neural Networks
- Hybrid Pattern BIST for Low-Cost Core Testing Using Embedded FPGA Core(Dependable Computing)
- Scan Design for Two-Pattern Test without Extra Latches(Dependable Computing)
- Fault-Tolerant Routing Algorithms for Hypercube Interconnection Networks
- FPGAs Complete Fault Diagnosis Based on Binary Tree BIST Method
- FPGAs Complete Fault Diagnosis Based on Binary Tree BIST Method
- Escape and Restoration Routing : Suspensive Deadlock Recovery in Interconnection Networks
- Low-Cost IP Core Test Using Tri-Template-Based Codes
- On the Activation Function and Fault Tolerance in Feedforward Neural Networks
- Deterministic Delay Fault BIST Using Adjacency Test Pattern Generation(Dependable Computing)
- Proposal of Testable Multi-Context FPGA Architecture(Dependable Computing)
- Redundant Design for Wallace Multiplier(Dependable Computing)