A new patterning technique on UV sensitive transparent film with chip embedded photomask (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
スポンサーリンク
概要
- 論文の詳細を見る
A new pattering technique on a UV sensitive transparent film that can have important implications for sensor and transparent device applications is proposed. One of the patterning methods on UV sensitive transparent substrates involves UV front-side exposure with an extra photomask, an approach commonly employed in conventional lithographic processes. However, the use of an extra photomask requires an expensive and complicated lithographic process. Thus, this approach is not appropriate for commercial implementation to consumable low-cost device applications. In this paper, a new method involving back-side exposure is demonstrated with a chip embedded photomask. This approach inherently provides a self-alignment process. A SU-8 layer with thicknesses of 30μm and 100μm, respectively, and with designed pattern sizes in a range of 200μm to 700μm was used as a chip embedded photomask to transfer patterns on the front-side of a Polydiacetylene (PDA)-Polyvinyl alcohol (PVA) film substrate with UV light. The UV light was then exposed from the back-side of the chip. A Pyrex glass wafer of 800μm thickness was employed as a substrate, permitting back-side exposure. The designed SU-8 patterns on the Pyrex glass do not allow transmission of the UV light to the PDA-PVA film on the top region of the SU-8 patterns.
- 社団法人電子情報通信学会の論文
- 2007-06-18
著者
-
Jung Yun
Chemical And Biomolecular Eng. Dept. Biochip & Biodevice Lab. Korean Advanced Inst. Of Science A
-
Kim Tae
Chemical And Biomolecular Eng. Dept. Biochip & Biodevice Lab. Korean Advanced Inst. Of Science A
-
Choi Yang
Dept. Of Eecs Korea Advanced Institute Of Science And Technology
-
Choi Yang-kyu
Electrical Eng. Dept. Nanobioelectronic Lab. Korean Advanced Inst. Of Science And Technology
-
Yarimaga Oktay
Electrical Eng. Dept., NanoBioElectronic Lab., Korean Advanced Inst. of Science and Technology
-
Im Maesoon
Electrical Eng. Dept., NanoBioElectronic Lab., Korean Advanced Inst. of Science and Technology
-
Gu Bonsang
Electrical Eng. Dept., NanoBioElectronic Lab., Korean Advanced Inst. of Science and Technology
-
Park Hyun
Chemical and Biomolecular Eng. Dept., Biochip & Biodevice Lab., Korean Advanced Inst. of Science and
-
Gu Bonsang
Electrical Eng. Dept. Nanobioelectronic Lab. Korean Advanced Inst. Of Science And Technology
-
Im Maesoon
Electrical Eng. Dept. Nanobioelectronic Lab. Korean Advanced Inst. Of Science And Technology
-
Yarimaga Oktay
Electrical Eng. Dept. Nanobioelectronic Lab. Korean Advanced Inst. Of Science And Technology
-
Park Hyun
Chemical And Biomolecular Eng. Dept. Biochip & Biodevice Lab. Korean Advanced Inst. Of Science A
関連論文
- Novel Structures for a 2-Bit per Cell of Nonvolatile Memory Using an Asymmetric Double Gate(Si Devices and Processes,Fundamental and Application of Advanced Semiconductor Devices)
- Novel Structures for 2-Bit Per Cell of NVM Using Asymmetric Double Gate (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- Novel Structures for 2-Bit Per Cell of NVM Using Asymmetric Double Gate (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- A new patterning technique on UV sensitive transparent film with chip embedded photomask (Electron devices: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- A new patterning technique on UV sensitive transparent film with chip embedded photomask (Silicon devices and materials: 第15回先端半導体デバイスの基礎と応用に関するアジア・太平洋ワークショップ(AWAD2007))
- A Compact Modeling of Threshold Voltage Shift by a Quantum Confinement Effect in UTB MOSFET (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- A Compact Modeling of Threshold Voltage Shift by a Quantum Confinement Effect in UTB MOSFET (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- A Comprehensive Study of Punchthrough Characteristics in Multiple-Gate MOSFETs--The Trend of Punchthrough Voltages in Various Gate Shapes of SOI MOSFETs (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))
- A Comprehensive Study of Punchthrough Characteristics in Multiple-Gate MOSFETs--The Trend of Punchthrough Voltages in Various Gate Shapes of SOI MOSFETs (先端デバイスの基礎と応用に関するアジアワークショップ(AWAD2005))