A New Scheduler to Guarantee Delay Bound with Bandwidth Optimization for HCCA in IEEE 802.11e WLANs(QoS及びトラヒック管理(2),ユビキタスネットワーク,モバイルネットワーク及び一般)

スポンサーリンク

概要

• 論文の詳細を見る

• IEEE 802.11e Medium Access Control (MAC) is a supplement to the IEEE 802.11 Wireless Network (WLAN) standard to support Quality of Service (QoS). The 802.11e MAC defines a new coordination function, namely Hybrid Coordination Function (HCF), which takes the QoS requirements of flows into account and allocates transmission opportunity (TXOP) to stations. On the basis of mean sending rate, delay of variable bit rate (VBR) traffic cannot be bounded with the reference HCF scheduling algorithm proposed in this supplement. In this paper, we propose a new scheduling algorithm that utilizes the token bucket and a modified Latency-Rate (LR) scheduling algorithm to guarantee a bounded delay for HCF controlled channel access (HCCA). The new TXOP is calculated to optimize the number of stations accommodated and takes into account delay bound and token bucket parameters. We show that is possible to obtain the worst-case performance guarantees on delay. Properties of the proposal are investigated both theoretically and using ns-2 simulations. We present a set of simulations with both constant bit rate (CBR) and VBR flows and performance comparisons with HCF scheduling algorithm. The results show that the upper bounds can be achieved for a large range ofnetworks load.

• 社団法人電子情報通信学会の論文
• 2006-06-15

著者

• YOSHIMOTO Masahiko

  Department of Computer Science and Systems Engineering, Kobe University

• YOSHIMOTO Masahiko

  Kobe University

• Ohta Chikara

  Department Of Computer Science And Systems Engineering Kobe University

• Ohta Chikara

  Kobe Univ. Kobe‐shi Jpn

• FORONDA Augusto

  Faculty of Engineering, Kobe University

• Yoshimoto Masahiko

  Department Of Computer Science And Systems Engineering Kobe University

• HIGUCHI Yuhi

  Faculty of Engineering, Kobe University

• OKADA Yoji

  Information and Communication Laboratories, Sumitomo Electric Industries

• Higuchi Yuhi

  Department of Computer System, Kobe University

• Foronda Augusto

  Department of Computer System, Kobe University

• Ohta Chicara

  Department of Computer System, Kobe University

• Foronda Augusto

  Faculty Of Engineering Kobe University

• Okada Yoji

  Information And Communication Laboratories Sumitomo Electric Industries

• Higuchi Yuhi

  Faculty Of Engineering Kobe University

• Ohta Chikara

  Department of Computer and Systems Engineering, Kobe University

• Yoshimoto Masahiko

  Department of Computer and Systems Engineering, Kobe University

関連論文

• Cross-Layer Design for Low-Power Wireless Sensor Node Using Wave Clock
• Cross-Layer Design for Low-Power Wireless Sensor Node Using Wave Clock
• A VGA 30-fps Realtime Optical-Flow Processor Core for Moving Picture Recognition
• VLSI Architecture Study of a Real-Time Scalable Optical Flow Processor for Video Segmentation (System LSIs and Microprocessors, VLSI Design Technology in the Sub-100nm Era)
• Scheduling Algorithm to Provide QoS over a Shared Wireless Link
• Scheduling Algorithms for Maximizing Throughput with Zero-Forcing Beamforming in a MIMO Wireless System
• A Dependable SRAM with 7T/14T Memory Cells
• A 10T Non-precharge Two-Port SRAM Reducing Readout Power for Video Processing
• Area Comparison between 6T and 8T SRAM Cells in Dual-V_ Scheme and DVS Scheme(Memory Design and Test,VLSI Design and CAD Algorithms)
• Area Optimization in 6T and 8T SRAM Cells Considering V_ Variation in Future Processes(Next-Generation Memory for SoC,VLSI Technology toward Frontiers of New Market)
• An Energy-Harvesting Wireless-Interface SoC for Short-Range Data Communication
• A 58-μW Single-Chip Sensor Node Processor with Communication Centric Design
• A power-variation model for sensor node and the impact against life time of wireless sensor networks
• A 433-MHz Rail-to-Rail Voltage Amplifier with Carrier Sensing Function for Wireless Sensor Networks
• Counter-Based Broadcasting with Hop Count Aware Random Assessment Delay Extension for Wireless Sensor Networks
• A Sub 100mW H.264 MP@L4.1 Integer-Pel Motion Estimation Processor Core for MBAFF Encoding with Reconfigurable Ring-Connected Systolic Array and Segmentation-Free, Rectangle-Access Search-Window Buffer
• Data Transmission Scheduling Based on RTS/CTS Exchange for Periodic Data Gathering Sensor Networks(Ubiquitous Sensor Networks)
• Aggregation Efficiency-Aware Greedy Incremental Tree Routing for Wireless Sensor Networks(Mobile Multimedia Communications)
• A 50% Power Reduction in H.264/AVC HDTV Video Decoder LSI by Dynamic Voltage Scaling in Elastic Pipeline(VLSI Architecture,VLSI Design and CAD Algorithms)
• A sub-mW H.264 baseline-profile motion estimation processor core with a VLSI-oriented block partitioning strategy and SIMD/systolic-array architecture
• A Power- and Area-Efficient SRAM Core Architecture with Segmentation-Free and Horizontal/Vertical Accessibility for Super-Parallel Video Processing(Novel Device Architectures and System Integration Technologies)
• A 95mW MPEG2 MP@HL Motion Estimation Processor Core for Portable High-Resolution Video Application(VLSI Architecture, VLSI Design and CAD Algorithms)
• A Low-Power Systolic Array Architecture for Block-Matching Motion Estimation(Digital, Low-Power LSI and Low-Power IP)
• Service Interval Optimization with Delay Bound Guarantee for HCCA in IEEE802.11e WLANs(Network)
• A New Scheduler to Guarantee Delay Bound with Bandwidth Optimization for HCCA in IEEE 802.11e WLANs(QoS及びトラヒック管理(2),ユビキタスネットワーク,モバイルネットワーク及び一般)
• Power-Minimum Frequency/Voltage Cooperative Management Method for VLSI Processor in Leakage-Dominant Technology Era(Low Power Methodology, VLSI Design and CAD Algorithms)
• A 0.3-V operating, Vth-variation-tolerant SRAM under DVS environment for memory-rich SoC in 90-nm technology era and beyond
• Phase Assignment Algorithm Based on Traffic Measurement for Real-Time MPEG Sources in ATM Networks
• B-5-110 Proposal of Distributed Resource Allocation Scheme for Wireless Networks
• Macrocell batch resource allocation for a co-channel macrocell/femtocell network (無線通信システム)
• A Low-Power Real-Time SIFT Descriptor Generation Engine for Full-HDTV Video Recognition
• VLSI Architecture of GMM Processing and Viterbi Decoder for 60,000-Word Real-Time Continuous Speech Recognition
• A Low-Power Multi Resolution Spectrum Sensing Architecture for a Wireless Sensor Network with Cognitive Radio
• Divided Static Random Access Memory for Data Aggregation in Wireless Sensor Nodes
• A Low-Power Multi-Phase Oscillator with Transfer Gate Phase Coupler Enabling Even-Numbered Phase Output
• A 0.15-µm FD-SOI Substrate Bias Control SRAM with Inter-Die Variability Compensation Scheme
• Fair Partitioning of the Downlink Resources of an OFDMA-Based Multi-User Multi-Tier Cellular Network Using Fractional Frequency Reuse
• A 0.15-μm FD-SOI Substrate Bias Control SRAM with Inter-Die Variability Compensation Scheme
• A Process-Variation-Adaptive Network-on-Chip with Variable-Cycle Routers and Variable-Cycle Pipeline Adaptive Routing
• A 128-bit Chip Identification Generating Scheme Exploiting Load Transistors' Variation in SRAM Bitcells
• A Sub-100mW Dual-Core HOG Accelerator VLSI for Parallel Feature Extraction Processing for HDTV Resolution Video
• A 168-mW 2.4×-Real-Time 60-kWord Continuous Speech Recognition Processor VLSI
• An Opampless Second-Order MASH ΔΣ ADC with Using Gated Ring Oscillator Time-to-Digital Converter
• A Second-Order All-Digital TDC with Low-Jitter Frequency Shift Oscillators and Dynamic Flipflops
• A 54-mw 3×-real-time 60-kword continuous speech recognition processor VLSI
• A 128-bit Chip Identification Generating Scheme Exploiting Load Transistors' Variation in SRAM Bitcells
• A Sub-100mW Dual-Core HOG Accelerator VLSI for Parallel Feature Extraction Processing for HDTV Resolution Video
• A 168-mW 2.4×-Real-Time 60-k Word Continuous Speech Recognition Processor VLSI

もっと見る 閉じる

スポンサーリンク