Stress-Induced Device Degradation Due to Die-Attachment Process after Area Bump Formation
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents the effect of stress on device degradation in metal-oxide-semiconductor field-effect transistors (MOSFETs) due to the die-attachment process after area bump formation. Device degradation increases with increasing stress induced by die-attachment onto an area bump sample. The degradation results mainly from interface trap generation at the Si-SiO_2 interface and also from electron trapping in the gate oxide. It is clarified that post-baking at 300℃ eliminates the degradation. However, the degradation due to the potting material appears again after post-baking. Therefore, in order to decrease the amount of device degradation due to the packaging process, both the post-baking condition and potting material need to be taken into account when a packaging technology with area bump formation is used.
- 社団法人応用物理学会の論文
- 1999-04-30
著者
-
MACHIDA Katsuyuki
NTT Advanced Technology Corporation
-
Shimoyama Nobuhiro
Ntt Lifestyle And Environmental Laboratories
-
Kyuragi H
Ntt Microsystem Integration Laboratories Ntt Corporation
-
MACHIDA Katsuyuki
NTT System Electronics Laboratories
-
KYURAGI Hakaru
NTT System Electronics Laboratories
-
SHIMOYAMA Nobuhiro
NTT System Electronics Laboratories
-
SHIMAYA Masakazu
NTT System Electronics Laboratories
-
Shimaya M
Ntt Telecommunications Energy Laboratories
-
Machida K
Ntt Advanced Technology Corporation
関連論文
- An Adaptive Fingerprint-Sensing Scheme for a User Authentication System with a Fingerprint Sensor LSI(Integrated Electronics)
- Thick On-Chip Interconnections by Cu-Damascene Processes Using a Photosensitive Polymer
- Selective Electrodeposition Technology for Organic Insulator Films on Microelectromechanical-System Structures
- Anti-Sticking Effect of Organic Dielectric Formed by Electrodeposition in Microelectromechanical-System Structures
- Thick Au High-Q Inductor and Its Chip-on-Chip Bonding on an RF IC for Various Frequencies
- RF-MEMS Switch Structure for Low-Voltage Actuation and High-Density Integration
- Novel Structure and Fabrication Process for Integrated RF Microelectromechanical-System Technology
- Integrated RF-MEMS Technology with Wafer-Level Encapsulation
- Characteristics of Fingerprint Sensing on Capacitive Fingerprint Sensor LSIs with a Grounded Wall Structure
- Advanced Spin Coating Film Transfer and Hot-Pressing Process for Global Planarization with Dielectric-Material-Viscosity Control