Branch Micro-Architecture of an Embedded Processor with Split Branch Architecture for Digital Consumer Products(<特集>Special Issue on High-Performance and Low-Power Microprocessors)

概要

論文の詳細を見る
An embedded processor core using split branch architecture has been developed. This processor core targets 400 MHz using 0.18μm technology, and its higher frequency needs deeper pipeline than the conventional processor. To solve the increasing branch penalty problem caused by a deeper pipeline, this processor takes an active preload mechanism to preload the target instructions to internal buffers in order to hide the instruction cache latency. The processor also uses multiple instruction buffers to reduce branch penalty cycles of branch misprediction. The performance estimation result shows that about 70% of branch overhead cycles can be reduced from the conventional implementation. The area for this branch mechanism consumes only 1% of the total core, which is smaller than the conventional branch target buffer (BTB) scheme, and helps to achieve low power and low cost.
社団法人電子情報通信学会の論文
2002-02-01