New Design Methodology and New Differential Logic Circuits for the Implementation of Ternary Logic Systems in CMOS VLSI without Process Modification

スポンサーリンク

概要

• 論文の詳細を見る

• A new design methodology is proposed and analyzed for the design of ternary logic systems. In the new ternary logic systems, no conversions among radices are required and only the two-state ternary literals associated with the ternary signals are transmitted in the whole system. With the new design methodology, the ternary systems can be realized by the dynamic CMOS logic circuits which are simple and fully compatible with those of the conventional binary logic circuits in process, power supply, and logic levels. A new dynamic differential logic called the CMOS Redundant Differential Logic (CRDL) is also developed to increase the logic flexibility and the circuit performance. Using the new design methodology and the CRDL circuits, the multiplier with redundant binary addition tree is designed in both non-pipelined and pipelined systems. The experimental chip has been fabricated and measured, which successfully verifies the correctness of the logic functions and the speed performance of the designed circuits.

• 社団法人電子情報通信学会の論文
• 1994-06-25

著者

• Wu Chung-yu

  Integrated Circuits And Systems Laboratory Department Of Electronics Engineering National Chiao Tung

• Wu Chung-yu

  Integrated Circuits &amp Systems Laboratory Institute Of Electronics National Chiao Tung Univers

• Huang Hong-Yi

  Integrated Circuits & Systems Laboratory, Institute of Electronics, National Chiao Tung Universit

• Huang H‐y

  National Chiao Tung Univ. Hsinchu Twn

関連論文

• New Design Methodology and New Differential Logic Circuits for the Implementation of Ternary Logic Systems in CMOS VLSI without Process Modification
• THE DESIGN OF 400MHz BANDPASS AMPLIFIER USING LOW-COST CMOS TECNOLOGY

スポンサーリンク