Dependence of CMOS/SIMOX Inverter Delay Time on Gate Overlap Capacitance
スポンサーリンク
概要
- 論文の詳細を見る
This paper describes the dependence of the delay time of a CMOS / SIMOX inverter on the gate-overlap capacitance. An analytical delay-time equation for the COMS / SIMOX inverter, which includes the gate-overlap capacitance, is derived. This equation shows that the feed-forward effect dominates the characteristics of inverters with a small fanout. The validity of the delay-time equation is confirmed by the comparison to experimental measurements of 0.4μm CMOS / SIMOX devices. Moreover, a sensitivity analysis shows that is is very important to reduce the gate-drain overlap capacitance for fabricating high-speed scaled-down CMOS / SIMOX devices.
- 社団法人電子情報通信学会の論文
- 1993-08-25
著者
-
DOUSEKI Takakuni
NTT LSI Laboratories
-
Omura Yasuhisa
NTT LSI Laboratories
-
Aoyama Kazuo
Ntt Lsi Laboratories
関連論文
- Evaluation of Soft-Error Immunity for 1-V CMOS Memory Cells with MTCMOS Technology (Special Issue on Microelectronic Test Structure)
- Low-Temperature Drain Current Characteristics in Sub-10-nm-Thick SOI nMOSFET's on SIMOX (Separation by IMplanted OXygen) Substrates
- Abnormal Threshold Voltage Dependence on Gate Length in Ultrathin-Film n-Channel Metal-Oxide-Semiconductor Field-Effect Transistors (nMOSFET's) Using Separation by Implanted Oxygen (SIMOX) Technology
- A 1GHz/0.9mW CMOS/SIMOX Divide-by 128/129 Dual-Modulus Prescaler Using a Divide-by 2/3 Synchronous Counter
- An Experimental Full-CMOS Multigigahertz PLL LSI Using 0.4μm Gate Ultrathin-Film SIMOX Technology (Special Issue on Sub-Half Micron Si Device and Process Technologies)
- Two-Dimensionally Confined Carrier Injection Phenomena in Sub-10-nm-Thick SOI Insulated-Gate pn-Junction Devices
- A 1-V MTCMOS Circuit Hardened to Temperature-Dependent Delay-Time Variation
- A High-Speed Feed-Forward BiNMOS Driver for Low-Voltage LSIs (Special Section on Low-Power and Low-Voltage Integrated Circuits)
- Enhancement and Suppression of Band-to-Band Tunneling Current in Ultra-Thin nMOSFETs/SIMOX : Influence of Superficial Si Layer Thickness and It's Future Prospect
- Analysis of P^+ -n Junction Capacitance with Three-Dimensional Impurity Profiling Method Using Scanning Tunneling Microscopy
- Dependence of CMOS/SIMOX Inverter Delay Time on Gate Overlap Capacitance
- A Simple Model for Substrate Current Characteristics in Short-Channel Ultrathin-Film Metal-Oxide-Semiconductor Field-Effect Transistors by Separation by Implanted Oxygen