A 10 bit 50 MS/s CMOS D/A Converter with 2.7 V Power Supply (Special Section on Low-Power and Low-Voltage Integrated Circuits)

スポンサーリンク

概要

• 論文の詳細を見る

• It has become an important subject to realize a high-speed D / A converter with low supply voltage. This paper discusses a 10 bit 50 MS / s CMOS D / A converter with 2.7 V power supply. Reduction of the supply voltage is achieved by developing "saturation-linear" biasing technique in current sources. In this scheme, a grounded transistor in cascode configuration is biased in linear region. High conversion rate is obtained by driving this grounded transistor directly. A charging transistor is also introduced into the current source for accelerating the settling time. The D / A converter is fabricated in a 1 μm CMOS process without using optional process steps. It successfully operates at 50 MS / s with 2.7 V power supply. The circuit techniques discussed here can be easily introduced into half-micron D / A converters.

• 社団法人電子情報通信学会の論文
• 1993-05-25

著者

• Horino Y

  Advanced Device Development Dept. Renesas Technology Corp.

• HORIBA Yasutaka

  The authors are with Kita-Itami Works, Mitsubishi Electric Corporation

• Horiba Yasutaka

  Lsi Laboratory Mitsubishi Electric Corporation

• Horiba Yasutaka

  The Authors Are With Kita-itami Works Mitsubishi Electric Corporation

• Horiba Yasutaka

  System Lsi Laboratory Mitsubishi Electric Corporation

• Okada Keisuke

  Information And Technology R&d Center Mitsubishi Electric Corporation:(present Address)renesas T

• Miki Takahiro

  System Lsi Division Mitsubishi Electric Corporation

• Miki T

  Faculty Of Education Gunma University

• NISHIKAWA Yoshikazu

  Osaka Institute of Technology

• NAKAMURA Yasuyuki

  Mitsubishi Electric Corporation

• Miki Takahiro

  LSI Laboratory, Mitsubishi Electric Corporation

• Nakamura Yasuyuki

  LSI Laboratory, Mitsubishi Electric Corporation

• Nishikawa Yoshikazu

  LSI Laboratory, Mitsubishi Electric Corporation

• Okada Keisuke

  LSI Laboratory, Mitsubishi Electric Corporation

• Nishikawa Y

  Osaka Institute Of Technology

関連論文

• Direct Measurement of Transient Drain Currents in Partially-Depleted SOI N-Channel MOSFETs Using a Nuclear Microprobe for Highly Reliable Device Designs
• A Sub 1-V L-Band Low Noise Amplifier SOI CMOS(Special Section on Analog Circuit Techniques and Related Topics)
• A CAD-Compatible SOI-CMOS Gate Array Using 0.35 μm Partially-Depleted Transistors (Special Issue on Low-Power High-Speed CMOS LSI Technologies)
• Analyses of the Radiation-Caused Characteristics Change in SOI MOSFETs Using Field Shield Isolation
• Suppression of Self-Heating in Hybrid Trench Isolated SOI MOSFETs with Poly-Si plug and W plug
• A Single-Chip MPEG-2 422P@ML Video, Audio, and System Encoder with a 162MHz Media-processor Core and Dual Motion Estimation Cores
• An Embedded Software Scheme for a Real-Time Single-Chip MPEG-2 Encoder System with a VLIW Media Processor Core (Special Issue on Low-Power High-Performance VLSI Processors and Technologies)
• A Design of High-Speed 4-2 Compressor for Fast Multiplier (Special Issue on Ultra-High-Speed LSIs)
• Well Structure by High-Energy Boron Implantation for Soft-Error Reduction in Dynamic Random Access Memories (DRAMs)
• Estimation of Carrier Suppression by High-Energy Boron-Implanted Layer for Soft Error Reduction
• Microbeam Line of MeV Heavy Ions for Materials Modification and In-Situ Analysis : Beam-Induced Physics and Chemistry
• Microbeam Line of MeV Heavy Ions for Materials Modification and In-Situ Analysis
• Focused High-Energy Heavy Ion Beams
• Ion-Beam 3C-SiC Heteroepitaxy on Si
• Neutron Activation Analysis of Ultrahigh-Purity Ti-Al Alloys in Comparison with Glow-Discharge Mass Spectrometry
• Epitaxial Growth of Pure ^Si Thin Films Using Isotopically Purified Ion Beams : Semiconductors
• Neutron Activation Analysis of High-Purity Iron in Comparison with Chemical Analysis
• Silicon Carbide Film Growth Using Dual Isotopical ^Si^- and ^C^+ Ion species
• Formation of High Purity films by Negative Ion Beam Sputtering Using an Ultra-high Vacuum Self-Sputtering Method
• Formation of Ultra High Pure Metal Thin Films by Means of a Dry Process
• Macroparticle-Free Ti-Al Films by Newly Developed Coaxial Vacuum Arc Deposition
• Formation of Crystalline SiC Buried Layer by High-Dose Implantation of MeV Carbon Ions at High Temperature
• Chemical State and Refractive Index of Mg-Ion-Implanted Silica Glass
• Impact of Body Bias Controlling in Partially Depleted SOI Devices with Hybrid Trench Isolation Technology
• A 90nm-node SOI Technology for RF Applications
• 23-P-06 Nano Crystalline and Smooth Surface Epilayer Formations of 3C-SiC at Low Temperatures Using Energetic Ions
• A Study on Architecture, Algorithms and Internal Representation for Reinforcement Learning with Recurrent Neural Networks
• A Study on Learning Algorithms and Architecture of Recurrent Neural Networks for Reinforcement Learning
• A Single Chip H.32X Multimedia Communication Processor with CIF 30 fr/s MPEG-4/H.26X Bi-directional Codec(Low-Power System LSI, IP and Related Technologies)
• A Debug System for Heterogeneous Multiple Processors in a Single Chip for Multimedia Communication(Special Issue on Test and Verification of VLSI)
• 2.4-GHz-Band CMOS RF Front-End Building Blocks at a 1.8-V Supply(Special Section on Analog Circuit Techniques and Related Topics)
• A 10-bit 50 MS/s 300 mW A/D Converter Using Reference Feed-Forward Architecture (Special Issue on Low-Power and High-Speed LSI Technologies)
• A 10-b 50 MS/s 500-mW A/D Converter Using a Differential-Voltage Subconverter (Special Section on the 1993 VLSI Circuits Symposium (Joint Issue with the IEEE Journal of Solid-State Circuits, Vol.29, No.4 April 1994))
• A Single-Chip 2.4-GHz RF Transceiver LSI with a Wide-Input-Range Frequency Discriminator(Special Issue on Silicon RF Device & Integrated Circuit Technologies)
• Static Linearity Error Analysis of Subranging A/D Converters (Special Section on Analog Technologies in Submicron Era)
• Diurnal Variation of Convective Activity and Precipitable Water over the "Semi-Basin" : Preliminary Study on the Mechanism Responsible for the Evening Convective Activity Maximum
• A 350-MS/s 3.3-V 8-bit CMOS D/A Converter Using a Delayed Driving Scheme (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
• 中国長春市で収集された牛肉,豚肉及び牛糞便検体からのシガ毒素産生大腸菌O157 : H7の分離とその性状解析(短報)(公衆衛生学)
• Metallic Alloy Coatings Using Coaxial Vacuum Arc Deposition
• A Flip-Flop Circuit with a Directly Controlled Emitter-Follower and a Level Stabilizer for Low-Power Prescalers (Special Issue on Ultra-High-Speed IC and LSI Technology)
• A 10 bit 50 MS/s CMOS D/A Converter with 2.7 V Power Supply (Special Section on Low-Power and Low-Voltage Integrated Circuits)
• Transient Analysis of Switched Current Source

もっと見る 閉じる

スポンサーリンク