A Language for Designing Module Generators (Special Issue on Synthesis and Verification of Hardware Design)

スポンサーリンク

概要

• 論文の詳細を見る

• A new applicative design language is proposed for developing generators of data-path modules from hardware algorithms. The language includes a set of primitives that represent placement operations, parameterized cells, routing patterns and a set of transformation rules specifying modifications of the module topology without changing its functionality. Using the language, a hardware algorithm designer can easily define both the topological and geometrical specifications of module generation directly at the functional level without engaged in the layout details. A sketch of the language and an example of module design with the language is presented.

• 社団法人電子情報通信学会の論文
• 1993-09-25

著者

• Tamaru Keikichi

  Faculty of Engineering, Kyoto University

• Yasuura Hiroto

  Interdisciplinary Graduate School Of Engineering Science Kyushu University

• Moshnyaga VasilyG.

  Faculty of Elctronics, Kyoto University

• Tamaru Keikichi

  Faculty Of Elctronics Kyoto University

• Moshnyaga Vasilyg.

  Faculty Of Elctronics Kyoto University

関連論文

• Model-Adaptable Parameter Extraction System for MOSFET Models
• Development of Module Generators from Extracted Design Procedures : Application to Analog Device Generation
• A Bit-Parallel Block-Parallel Functional Memory Type Parallel Processor Architecture (Special Issue on New Architecture LSIs)
• A Language for Designing Module Generators (Special Issue on Synthesis and Verification of Hardware Design)
• Hardware Architecture for Kohonen Network (Special Issue on New Architecture LSIs)
• Compaction with Shape Optimization and Its Application to Layout Recycling
• Experiments with Power Optimization in Gate Sizing (Special Section of Letters Selected from the 1994 IEICE Spring Conference)
• Estimation of Short-Circuit Power Dissipation for Static CMOS Gates (Special Section of Selected Papers from the 8th Karuizawa Workshop on Circuits and Systems)
• A Proposal for a Co-design Method in Control Systems Using Combination of Models : PAPER Special lssue on Synthesis and Verification of Hardware Design
• The Trend of Functional Memory Development (Special Issue on LSI Memories)
• Satsuki: An Integrated Processor Synthesis and Compiler Generation System (Special Issue on Synthesis and Verification of Hardware Design)

もっと見る 閉じる

スポンサーリンク