Throughput Enhancement of Shared Multi-buffer ATM Switch in Multicast Environments
スポンサーリンク
概要
- 論文の詳細を見る
We propose a shared multi-buffer ATM switch, in which each unicast cell has chances to be read from a shared buffer during three consecutive read cycles and each multicast cell is read from a shared buffer if the shared buffer is not used for read of a unicast cell at the last read cycle. The HOL effect that the unicast cells experience is not augmented by the multicast cells and utilization rate of the output ports is increased because both a unicast cell and a multicast cell have the opportunity to be read for each output port. For a fixed multicast rate, the proposed scheme shows 98.9% throughput even though the offered load reaches 1. We designed the proposed shared multi-buffer ATM switch in 0.6 μm single-poly triple metal CMOS technology. The designed shared multi-buffer ATM switch has 8×8 ports and operates at 20 MHz, which supports 155.52 Mbps STM-1 source rate for each port.
- 社団法人電子情報通信学会の論文
- 1999-12-25
著者
-
Lee M
Vlsi & Cad Lab. Department Of Electronic Engineering Yonsei University
-
LEE JongIck
Department of Electronic Engineering, Yonsei University
-
SOHN JongMoo
Department of Electronic Engineering, Yonsei University
-
LEE MoonKey
Department of Electronic Engineering, Yonsei University
-
Lee Moonkey
Department Of Electronic Engineering Yonsei University
-
Lee Jongick
Department Of Electronic Engineering Yonsei University
-
Sohn Jongmoo
Department Of Electronic Engineering Yonsei University
関連論文
- A Scalable Pipelined Memory Architecture for Fast ATM Packet Switching
- Throughput Enhancement of Shared Multi-buffer ATM Switch in Multicast Environments
- Jitter Reduction in CBR MPEG-2 Transport Stream Packet Communications over Lossy ATM Network