A High Performance Fault-Tolerant Switching Network for ATM
スポンサーリンク
概要
- 論文の詳細を見る
A new high-performance fault-tolerant ATM switching network is proposed. This network contains the baseline network and has many redundant switching elements to enhance the fault tolerance and throughput of the conventional multistage interconnection networks. The presented routing algorithm is very simple and can support a very huge number of paths between each input-output pair. The paths can be used to route cells when internal cell contentions occur in switching elements. The redundant switching elements at the last stage offer two access points to the output ports to resolve the output conflict. Performance analysis and simulation results show that this network has better maximum throughput even for faulty conditions. Among various networks, it has the largest number of redundant paths, and the greatest unit node contribution and unit edge contribution.
- 社団法人電子情報通信学会の論文
- 1995-11-25
著者
-
Wang Sheng-de
Department Of Electrical Engineering National Taiwan University
-
Wang Sheng-de
Department Of Electrical Engineering Ee Building National Taiwan University
-
Lin Jeen-Fong
Department of Electrical Engineering, National Taiwan University
-
Lin Jeen-fong
Department Of Electrical Engineering National Taiwan University
関連論文
- Synthesizing Eficient VLSI Array Processors from Iterative Algorithms by Excluding Pseudo-Dependences
- A High Performance Fault-Tolerant Switching Network for ATM