An Area-Efficient and Fully Synthesizable Bluetooth Baseband Module for Wireless Communication(Integrated Electronics)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we describe the implementation and the test results of a Bluetooth baseband module we have developed. For small chip size, we eliminate FIFOs for data buffering between hardware functional units and data buffers for bit streaming among channel coding blocks. Furthermore, we carefully consider hardware and software partitioning. We implement complex control tasks of the Bluetooth baseband layer protocols in software running on an embedded microcontroller. Hardware-efficient functions, such as low-level bitstream link control; host controller interfaces (HCIs), such as universal asynchronous receiver transmitter (UART) and universal serial bus (USB) interfaces; and audio CODEC are performed by dedicated hardware blocks. In addition, the bitstream data path block of the link controller constructing the baseband module has been designed by considering low power. The design of the baseband module is done using fully synthesizable Verilog HDL to enhance the portability between process technologies. A field programmable gate array (FPCA) implementation of the module was tested for functional verification and real time operation of file and bit- stream transfer between PCs. The module was also fabricated in a 0.25 μm CMOS technology, the core size of which is only 2.79 × 2.80 mm^2.
- 2004-01-01
著者
-
CHUN Ik-Jae
Department of Electronics Engineering, Chungnam National University
-
KIM Bo-Gwan
Department of Electronics Engineering, Chungnam National University
-
PARK In-Cheol
Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and T
-
Kim Bo-gwan
Department Of Electronics Engineering Chungnam National University
-
Chun Ik-jae
Department Of Electronics Engineering Chungnam National University
-
Park In-cheol
Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te
-
Park In-cheol
Department Of Eecs Kaist
関連論文
- An Area-Efficient and Fully Synthesizable Bluetooth Baseband Module for Wireless Communication(Integrated Electronics)
- Improving Dictionary-Based Code Compression in VLIW Architectures (Special Section on VLSI Design and CAD Algorithms)
- Parallel Decoding of Context-Based Adaptive Binary Arithmetic Codes Based on Most Probable Symbol Prediction(Image Processing and Video Processing)
- Loop and Address Code Optimization for Digital Signal Processors
- A Hierarchical Circuit Clustering Algorithm with Stable Performance
- CLASSIC:An O(n^2)-Heuristic Algorithm for Microcode Bit Optimization Based on Incompleteness Relations
- A New Single-Clock Flip-Flop for Half-Swing Clocking (Special Section on VLSI Design and CAD Algorithms)
- Path-Classified Trace Cache for Improving Hit Ratio in Wide-Issue Processors
- SEWD:A Cache Architecture to Speed up the Misaligned Instruction Prefetch